Information

Section number Title Page
50.2.5 Port Data Input Register (GPIOx_PDIR).....................................................................................................1409
50.2.6 Port Data Direction Register (GPIOx_PDDR).............................................................................................1409
50.3 Functional description...................................................................................................................................................1409
50.3.1 General-purpose input..................................................................................................................................1409
50.3.2 General-purpose output................................................................................................................................1410
Chapter 51
Touch sense input (TSI)
51.1 Introduction...................................................................................................................................................................1411
51.2 Features.........................................................................................................................................................................1411
51.3 Overview.......................................................................................................................................................................1412
51.3.1 Electrode capacitance measurement unit.....................................................................................................1412
51.3.2 Electrode scan unit.......................................................................................................................................1413
51.3.3 Touch detection unit.....................................................................................................................................1414
51.4 Modes of operation.......................................................................................................................................................1414
51.4.1 TSI disabled mode.......................................................................................................................................1415
51.4.2 TSI active mode...........................................................................................................................................1415
51.4.3 TSI low-power mode...................................................................................................................................1415
51.4.4 Block diagram..............................................................................................................................................1416
51.5 TSI signal descriptions..................................................................................................................................................1417
51.5.1 TSI_IN[15:0]................................................................................................................................................1417
51.6 Memory map and register definition.............................................................................................................................1417
51.6.1 General Control and Status register (TSIx_GENCS)...................................................................................1418
51.6.2 SCAN Control register (TSIx_SCANC)......................................................................................................1422
51.6.3 Pin Enable register (TSIx_PEN)..................................................................................................................1424
51.6.4 Wake-Up Channel Counter Register (TSIx_WUCNTR).............................................................................1426
51.6.5 Counter Register (TSIx_CNTRn)................................................................................................................1426
51.6.6 Low-Power Channel Threshold register (TSIx_THRESHOLD).................................................................1427
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
48
Preliminary
Freescale Semiconductor, Inc.
General Business Information