Information

Core modules
4.5.1.1 ARM Cortex-M4 Core
• Supports up to 120 MHz frequency with 1.25DMIPS/MHz
• ARM Core based on the ARMv7 Architecture & Thumb
®
-2 ISA
• Microcontroller cores focused on very cost sensitive, deterministic, interrupt driven environments
• Harvard bus architecture
• 3-stage pipeline with branch speculation
• Integrated bus matrix
• Integrated Digital Signal Processor (DSP)
• Configurable nested vectored interrupt controller (NVIC)
• Advanced configurable debug and trace components
• Embedded Trace Macrocell (ETM)
4.5.1.2 Nested Vectored Interrupt Controller (NVIC)
• Close coupling with Cortex-M4 core's Harvard architecture enables low latency interrupt handling
• Up to 120 interrupt sources
• Includes a single non-maskable interrupt
• 16 levels of priority, with each interrupt source dynamically configurable
• Supports nesting of interrupts when higher priority interrupts are activated
• Relocatable vector table
4.5.1.3 Wake-up Interrupt Controller (WIC)
• Supports interrupt handling when system clocking is disabled in low power modes
• Takes over and emulates the NVIC behavior when correctly primed by the NVIC on entry to very-deep-sleep
• A rudimentary interrupt masking system with no prioritization logic signals for wake-up as soon as a non-masked
interrupt is detected
• Contains no programmer’s model visible state and is therefore invisible to end users of the device other than through
the benefits of reduced power consumption while sleeping
4.5.1.4 Debug Controller
• Serial Wire JTAG Debug Port (SWJ-DP) combines
• external interface that provides a standard JTAG or cJTAG interface for debug access
• external interface that provides a serial-wire bidirectional debug interface
• Debug Watchpoint and Trace (DWT) with the following functionality:
• four comparators configurable as a hardware watchpoint, an ETM trigger, a PC sampler event trigger, or a data
address sampler event trigger
• several counters or a data match event trigger for performance profiling
• configurable to emit PC samples at defined intervals or to emit interrupt event information
• Instrumentation Trace Macrocell (ITM) with the following functionality:
• Software trace - writes directly to ITM stimulus registers can cause packets to be emitted
• Hardware trace - packets generated by DWT are emitted by ITM
• Time stamping - emitted relative to packets
• Embedded Trace Macrocell (ETM) supports instruction trace
4.5.1
Core modules
K20 Family Product Brief, Rev. 11, 08/2012
Freescale Semiconductor, Inc. 35