Datasheet

MOTOROLA MPC565/MPC566 Product Brief 5
Detailed Feature List
1.2.10 Debug Features
Extensive system debug support
On-chip watchpoints and breakpoints
Program flow tracking
Background debug mode (BDM)
1.2.10.1 Nexus Debug Port (Class 3)
Nexus/IEEE – ISTO 5001-1999 debug port (Class 3)
Nine- or 16-pin interface
1.2.10.2 Message Data Link Controller (DLCMD2) Module
Two pins muxed with QSMCMB pins. Muxing controlled by QSMCMB PCS3 pin assignment
register
SAE J1850 Class B data communications network interface compatible and ISO compatible for
low-speed (
<125 Kbps) serial data communications in automotive applications
10.4 Kbps variable pulse width (VPW) bit format
Digital noise filter, collision detection
Hardware cyclical redundancy check (CRC) generation and checking
Block mode receive and transmit supported
4x receive mode supported (41.6 Kbps)
Digital loopback mode
In-frame response (IFR) types 0, 1, 2, and 3 supported
Dedicated register for symbol timing adjustments
Inter-module bus 3 (IMB3) slave interface
Power-saving IMB3 stop mode with automatic wakeup on network activity
Power-saving IMB3 CLOCKDIS mode
Debug mode available through IMB3 FREEZE signal or user controllable SOFT_FRZ bit
Polling and IMB3 interrupt generation with vector lookup available
1.2.11 Integrated I/O System
True 5-V I/O
1.2.11.1 Time Processor Units (TPU3)
Three time processing units (TPU3)
16 channels each
Each TPU3 is a microcoded timer subsystem
One 6-Kbyte and one 4-Kbyte dual-port TPU RAM (DPTRAM), one (6-Kbyte) shared by two
TPU3 modules for TPU microcode and the 4-Kbyte dedicated to the third TPU3 for microcode.
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...