Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsLinear ICsLinear IC - Audio amplifier 1-channel (mono) Class D HVQFN 24 (4x4)

1. Introduction

The TFA9879 is a high-efficiency filter-free mono class-D audio amplifier with two

separate digital inputs for mobile applications.

2. General description

The TFA9879 contains a processor that supports a range of sound processing features

including a 5-band parametric equalizer, separate bass and treble control, a dynamic

range compressor, soft clip control and volume control. Excellent audio performance

combined with high Power Supply Rejection Ratio (PSRR) is achieved through the use of

a closed loop configuration.

Two independent digital audio inputs (I

S-bus / PCM / IOM2) are available for connecting

both a baseband and a multimedia processor.

The TFA9879 is available in a HVQFN24 package.

3. Features and benefits

3.1 General features

 Closed loop amplifier for:

 High power supply rejection ratio

 Excellent audio performance

 Digital input for high RF immunity

 High efficiency for maximizing battery life

 Wide supply voltage range (fully operational from 2.5 V to 5.5 V)

 Delivers high output power into 4 Ω and 8 Ω load impedances

 Phase-Locked Loop (PLL); no system clock required

 Protection including diagnostics via I

C-bus:

 OverCurrent Protection (OCP) to protect against short circuits across the speaker,

to the supply line or to ground

 OverTemperature Protection (OTP)

 Digital inputs protected with UnderFrequency Protection (UFP), OverFrequency

Protection (OFP) and Invalid Bit-clock Protection (IBP)

 ‘Pop noise’ free at power-up/power down, during sample rate switching and when

switching between digital inputs

 Four separate I

C-bus addresses for multi-channel applications

TFA9879

Mono BTL class-D audio amplifier for portable applications

with digital input

Rev. 02 — 15 October 2010 Product data sheet

Summary of content (60 pages)

PAGE 1
TFA9879 Mono BTL class-D audio amplifier for portable applications with digital input Rev. 02 — 15 October 2010 Product data sheet 1. Introduction The TFA9879 is a high-efficiency filter-free mono class-D audio amplifier with two separate digital inputs for mobile applications. 2.
PAGE 2
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 1.8 V / 3.3 V tolerant digital inputs Only three external components required 3.
PAGE 3
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 5. Quick reference data Table 1. Quick reference data All parameters are guaranteed for VDDD = 1.8 V; VDDP = 3.7 V; RL = 8 Ω; LL = 44 μH; fi = 1 kHz; fs = 48 kHz; clip control off; Tamb = 25 °C unless otherwise specified. Symbol Parameter Conditions Min VDDP power supply voltage on pin VDDP 2.5 - 5.5 V VDDD digital supply voltage on pin VDDD 1.65 1.8 1.
PAGE 4
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 7. Block diagram SDA 1 SCL 2 I2C CONTROL VDDD n.c.
PAGE 5
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 8. Pinning information 19 LRCK2 20 SDI1 21 SCK1 22 LRCK1 terminal 1 index area 23 VDDD 24 GNDD 8.1 Pinning SDA 1 18 SCK2 SCL 2 17 SDI2 TEST1 3 ADSEL2 4 TEST3 5 n.c. 6 16 ADSEL1 TFA9879 15 TEST2 14 n.c. GNDP 12 9 OUTB GNDP 11 8 VDDP 13 STABA OUTA 10 7 VDDP DAP(1) 010aaa582 Transparent top view (1) Exposed Die Attach Paddle (DAP) Fig 2. Pin configuration 8.
PAGE 6
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 3. Pin description …continued Symbol Pin Pin Type Description VDDD 23 P digital supply voltage (1.8 V) GNDD 24 P digital ground, PCB ground reference DAP - P exposed Die Attached Paddle (DAP); connect to PCB ground 9. Functional description The TFA9879 is a high-efficiency mono Bridge Tied Load (BTL) class-D amplifier with digital audio inputs. It supports all commonly used formats.
PAGE 7
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input The following protection circuits are built into the TFA9879: • • • • • • OverTemperature Protection (OTP) OverCurrent Protection (OCP) UnderFrequency Protection (UFP) OverFrequency Protection (OFP) Invalid Bit-clock Protection (IBP) DC-blocking 9.
PAGE 8
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input VDDP, VDDD I2C POWERUP (00h, bit 0) I2C OPMODE (00h, bit 3) serial interface input signals OUTA, OUTB filtered BTL output signal td(on) operating td(mute_off) td(soft_mute) 010aaa653 Fig 3. Power-up/power-down timing 9.1.2 Supported Digital audio data formats The TFA9879 supports a commonly used range of I2S, PCM and IOM2 digital audio data formats.
PAGE 9
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input I2S-supported digital audio data formats Table 4.
PAGE 10
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 5.
PAGE 11
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 9.2 Digital Signal Processor (DSP) features 9.2.1 Serial interface selection The TFA9879 contains two serial interfaces. The active interface is selected via bit INPUT_SEL in the Device control register (see Table 21).
PAGE 12
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input The de-emphasis filter is a simple first order filter. The cut-off frequency of the de-emphasis low-pass filter is approximately 3.5 kHz. The TFA9879 de-emphasis filter is supported for four sample frequencies, as detailed in Table 6. Table 6. De-emphasis control [1:0] Control value[1] fs (kHz) 00[2] de-emphasis inactive 01 32 10 44.
PAGE 13
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input + ½ + Y(z) + X(z) s − K0/2 A(z) 010aaa406 Fig 6. Regalia-Mitra filter flow diagram The transfer function of this all-pass filter is given in Equation 3: H ( z ) = 1 ⁄ 2 ⋅ ( 1 + A ( z ) ) + K0 ⁄ 2 ⋅ ( 1 – A ( z ) ) (3) A(z) is the second order filter structure.
PAGE 14
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input For optimum numerical noise performance, different configurations are available for a given filter transfer function. The binary filter configuration parameters t1 and t2 control the actual configuration and should be chosen according to Equation 7. K1 ≤ 0 K1 > 0 ⎛0 t 1 = ⎜1 ⎝ ⎛0 t 2 = ⎜1 ⎝ (7) K2 ≥ 0 K2 < 0 A maximum of 12 dB amplification, with respect to the input signal, can be achieved per equalizer stage.
PAGE 15
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 8. Equalizer control word construction Word Section Data word1 15 t1 word1 [14:4] 11 mantissa bits of k1’ word1 [3:0] four exponent bits of k1’ word2 15 t2 word2 [14:11] four mantissa bits of k2’ word2 [10:8] three exponent bits of k2’ word2 [7:1] k0 ’ word2 0 s 010aaa222 12 Q1 = 0.27 G (dB) Q2 = 0.61 8 Q3 = 1.65 4 0 10 102 103 104 105 f (Hz) Fig 7.
PAGE 16
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 010aaa224 12 G (dB) 6 0 -6 -12 10 102 103 104 105 f (Hz) Fig 9. Transfer functions for selected values of G, the gain factor 9.2.6 Bass and treble control The TFA9879 contains first order shelving filters for bass and treble control. The device can attenuate or boost the bass and high frequency signals independently in 2 dB steps within a −18 dB to +18 dB range.
PAGE 17
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Figure 10 shows the bass function for a range of attenuation and boost settings with a sample rate of 48 kHz and a corner frequency of 272 Hz. 010aaa650 20 dB 10 0 −10 −20 102 10 103 104 105 f (Hz) VDDP = 3.7 V, 2 × 8 Ω BTL configuration, treble control = 0 dB, clip control on Fig 10.
PAGE 18
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Soft muting prevents audible pops. The function smoothly reduces the gain setting of the audio channel to the mute level according to a raised cosine shape. Soft muting is performed in 128 / fs steps. Soft de-mute results in a similar gain increase. Bit S_MUTE in Table 32 enables and disables the soft mute function. The hard mute function immediately switches the outputs to 50 % duty-cycle pulses.
PAGE 19
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 9.2.10.1 Functional description The DRC compresses the dynamic range of the audio stream. The volume control, equalizer or bass/treble controls can be set so that the audio stream exceeds the 0 dBFs clip level. The DRC can be programmed to compress the louder audio content when this occurs, while quieter sounds remain unaffected, i.e. the DRC soft clips the audio stream.
PAGE 20
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input audio in audio out RMS value attack level (peak value) release level (RMS-value) attack level (peak value) release rate (dB/ms) attack rate (dB/ms) 010aaa654 Fig 13. DRC attack and release behavior Table 11.
PAGE 21
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 12. DRC attack and release rates Control value: attack rate[1] Attack rate (dB/ms) Control value: release rate[2] Release rate (dB/ms) 0000 3 0000 0.5 0001 2.7 0001 0.137 0010[3] 2.25 0010 0.075 0011 1.8 0011 0.05 0100 1.35 0100 0.036 0101 0.9 0101 0.03 0110 0.45 0110 0.026 0111 0.225 0111 0.021 1000 0.15 1000 0.020 1001 0.11 1001 0.017 1010 0.09 1010[3] 0.015 1011 0.
PAGE 22
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input The maximum peak output voltage for the first ten power limiter gain settings is given in Table 13. Table 13. Power limiter control settings All parameters are guaranteed for VDDP = 5 V; no load; fi = 1 kHz; fs = 48 kHz; clip control off; Tamb = 25 °C unless otherwise specified. Control value[1] Power limiter gain (dB) Maximum peak output voltage (V) 00h[2] 0.0 VDDP 01h −0.5 VDDP 02h −1.0 VDDP 03h −1.
PAGE 23
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input • • • • • • OverTemperature Protection (OTP) OverCurrent Protection (OCP) UnderFrequency Protection (UFP) OverFrequency Protection (OFP) Invalid Bit-clock Protection (IBP) DC-blocking via high-pass filter (see Section 9.2.3) The reaction of the device to fault conditions differs depending on the protection circuit involved. 9.4.
PAGE 24
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 9.4.4 OverFrequency Protection (OFP) OFP sets the output stages floating when the clock input source is too high (>fOFP). This can happen if, for example, the selected sample frequency (bits I2S_FS in Table 22) is not in line with the applied sample rate. The PWM controller can become unstable when the frequency of the input clock is higher than the selected sample frequency.
PAGE 25
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input The TFA9879 is accessed via an 8-bit code (see Table 16). Bits 1 to 7 contain the device address. Bit 0 (R/W) indicates whether a read (1) or a write (0) operation has been requested. Four separate addresses are supported for multichannel applications. Applying the appropriate voltage to pins ADSEL1 (A1) and ADSEL2 (A2) select the required I2C address as detailed in Table 16. Table 16.
PAGE 26
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.3 I2C-bus read cycle The sequence of events that needs to be followed when reading data from the TFA9879’s I2C-bus registers is detailed in Table 19. One byte is transmitted at a time. Each of the registers stores two bytes of data. Data is always written in byte pairs. Data transfer is always MSB first. The read cycle sequence using SDA is as follows: 1. The microcontroller asserts a start condition (S). 2.
PAGE 27
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 20.
PAGE 28
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.2 Serial interface control Table 22.
PAGE 29
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 22. Serial interface control registers (addresses 01h and 03h[1]) bit description Bit Symbol Access Default Description 1:0 I_MODE R/W input audio mode selection: 00 00: I2S mode 01: PCM/IOM2 Short Frame Sync Format 10: PCM/IOM2 Long Frame Sync Format 11: reserved [1] Serial interface 1 settings are controlled via register 01h; serial interface 2 settings are controlled via register 03h. Table 23.
PAGE 30
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.3 Equalizer configuration Table 24. Equalizer word1 control registers (addresses 05h, 07h, 09h, 0Bh and 0Dh for equalizer bands A, B, C, D and E respectively) bit description ‘x’ represents the equalizer band A, B, C, D or E Default[1] Description Bit Symbol Access 15 EQx_t1 R/W filter configuration parameter t1; see section Section 9.2.5.
PAGE 31
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.4 Bypass control Table 27. Bypass control register (addresses 0Fh) bit description Bit Symbol 15:8 reserved 7:6 L_OCP Access Default Description 0x00 R/W 10 overcurrent protection timer setting: 00: 4.5 μs floating when an overcurrent is detected 01: 27.
PAGE 32
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.6 Bass and treble control Table 29. Bit Bass and treble control register (addresses 11h) bit description Symbol Access Default Description R/W 01001 treble gain (2 dB steps): 15:14 reserved 13:9 G_TRBLE 00000: −18 dB 00001: −16 dB .. .. 01001: 0 dB .. ..
PAGE 33
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.8 Volume control Table 31.
PAGE 34
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 10.4.10 Miscellaneous status Table 33.
PAGE 35
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 33.
PAGE 36
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 11. Internal circuitry Table 34. Internal circuitry Pin Symbol 1 SDA Equivalent circuit 1 ESD 11, 12, 24 010aaa632 2 SCL 3 TEST1 4 ADSEL2 5 TEST3 16 ADSEL1 17 SDI2 18 SCK2 19 LRCK2 20 SDI1 21 SCK1 22 LRCK2 7,8 VDDP 2 to 5 16 to 22 ESD 11, 12, 24 010aaa633 7, 8 ESD 11, 12, 24 010aaa634 TFA9879 Product data sheet All information provided in this document is subject to legal disclaimers.
PAGE 37
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Table 34. Internal circuitry Pin Symbol 9 OUTB 10 OUTA Equivalent circuit 7, 8 9, 10 11, 12, 24 010aaa635 13 STABA 7,8 13 ESD 11, 12, 24 010aaa636 15 TEST2 7, 8 15 ESD 11, 12, 24 010aaa637 12. Limiting values Table 35. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit VDDA analog supply voltage on pin VDDP −0.3 +5.
PAGE 38
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 13. Thermal characteristics Table 36.
PAGE 39
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 14. Characteristics 14.1 DC Characteristics Table 37. DC characteristics All parameters are guaranteed for VDDD = 1.8 V; VDDP = 3.7 V; RL = 8 Ω; LL = 44 μH; fi = 1 kHz; fs = 48 kHz; clip control off; Tamb = 25 °C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit VDDP power supply voltage on pin VDDP 2.5 - 5.5 V VDDD digital supply voltage on pin VDDD 1.65 1.8 1.
PAGE 40
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 14.2 AC characteristics Table 38. AC characteristics All parameters are guaranteed for VDDD = 1.8 V; VDDP = 3.7 V; RL = 8 Ω; LL = 44 μH; fi = 1 kHz; fs = 48 kHz; clip control off; Tamb = 25 °C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit THD+N = 1 % 0.65 0.7 - W THD+N = 10 % - 0.85 - W THD+N = 1 % - 1.2 - W THD+N = 10 % - 1.5 - W THD+N = 1 % - 0.
PAGE 41
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 14.3 I2C timing characteristics Table 39. I2C-bus interface characteristics; see Figure 14 All parameters are guaranteed for VDDP = 3.7 V, RL = 8 Ω, LL = 44 μH; fi = 1 kHz; fs = 48 kHz; clip control off; Tamb = 25 °C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit fSCL tLOW SCL clock frequency - - 400 kHz LOW period of the SCL clock 1.
PAGE 42
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 14.4 I2S timing characteristics Table 40. I2S bus interface characteristics; see Figure 15 All parameters are guaranteed for VDDD = 1.8 V; VDDP = 3.7 V, RL = 8 Ω[1], LL = 44 μH[1]; fi = 1 kHz; clip control off; Tamb = 25 °C unless otherwise specified.
PAGE 43
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 14.5 PCM/IOM2 timing characteristics Table 41. PCM/IOM2 characteristics; see Figure 16 All parameters are guaranteed for VDDD = 1.8 V; VDDP = 3.7 V, RL = 8 Ω[1], LL = 44 μH[1]; fi = 1 kHz; clip control off; Tamb = 25 °C unless otherwise specified.
PAGE 44
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 15. Application information The TFA9879 is a filter-free BTL class-D amplifier that uses a fixed frequency PWM modulation scheme (see the simplified application schematic in Figure 18). When the TFA9879 is idle (no audio input signal), the voltage across the speaker is 0 V, generating no additional current.
PAGE 45
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 15.1.2 Output current limiting The peak output current IO(max) is limited internally by OCP. The minimum OCP trigger level is 1.3 A. During normal operation, the output current should not exceed this threshold level, otherwise the audio signal will be distorted. The peak output current in BTL configuration can be calculated using Equation 14: V DDP I O ( max ) ≤ I O ( OCP ) ≤ ------------------------------------- ≤ 1.
PAGE 46
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 15.4 PCB layout considerations Great care should be taken when designing the PCB layout for a Class-D amplifier circuit as the layout can affect the audio performance, the EMC performance and/or the thermal performance, and can even affect the functionality of the TFA9879. 15.4.1 EMC considerations The decoupling capacitors on pins VDDD, VDDP and STABA should be placed close to the TFA9879, referenced to a solid ground plane.
PAGE 47
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 15.5 Typical application diagram (simplified) BASEBAND PROCESSOR battery LRCK1 SCK1 I2S output SDI1 22 7 21 8 VDDP VDDP 20 10 OUTA LRCK2 19 SDA SDA ADSEL1 address select 1 ADSEL2 address select 2 VDDD 1.8 V GNDD CVDDD 12 1 CVDDP 10 μF GNDP 16 4 13 23 24 3 TEST1 100 nF 11 2 GNDP 5 6, 14 STABA CSTABA 100 nF 15 DAP SCL SCL TEST2 MULTIMEDIA PROCESSOR OUTB 17 n.c.
PAGE 48
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 15.6 Curves measured in reference design (demonstration board) All measurements were taken with VDDD = 1.8 V, fs = 48 kHz, clip control on and the high-pass filter off, unless otherwise specified. 010aaa675 102 THD+N (%) THD+N (%) 10 10 1 1 10−1 010aaa676 102 10−1 (1) (1) (3) 10−2 10−3 10−2 10−1 (2) 10−2 (2) (3) 1 10 10−3 10−2 10−1 1 Po (W) (1) fi = 6 kHz. (1) fi = 6 kHz. (2) fi = 1 kHz.
PAGE 49
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 010aaa679 102 THD+N (%) THD+N (%) 10 10 1 1 10−1 010aaa680 102 10−1 (2) (1) 10−2 10−2 (1) (2) 10−3 10 102 103 104 105 10−3 10 102 103 104 f (Hz) (1) Po = 100 mW (1) Po = 100 mW (2) Po = 500 mW (2) Po = 500 mW a. VDDP = 3.7 V, RL = 8 Ω b.
PAGE 50
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 010aaa683 102 THD+N (%) 010aaa684 102 THD+N (%) 10 10 1 1 (4) (4) 10−1 10−1 (2) (3) 10−2 (3) 10−2 (1) (2) (1) 10−3 10 102 103 104 105 10−3 10 102 103 f (Hz) 104 105 f (Hz) (1) Vripple = 0 V (fripple = 0 Hz) (1) Vripple = 0 V (fripple = 0 Hz) (2) fripple = 217 Hz (2) fripple = 217 Hz (3) fripple = 1 kHz (3) fripple = 1 kHz (4) fripple = 6 kHz (4) fripple = 6 kHz a. VDDP = 3.
PAGE 51
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 010aaa687 120 S/N (dB) 100 (1) 80 (2) 60 40 20 10−2 10−1 1 10 Po (W) VDDP = 5 V, RL = 8 Ω, reference signal: 3.5 V (RMS) (1) A-weighted (2) 20 kHz brickwall filter Fig 24.
PAGE 52
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 010aaa694 0.20 010aaa696 0.5 P (W) P (W) 0.4 0.15 0.3 0.10 0.2 0.05 (2) 0.1 (2) (1) 0.00 10−3 10−2 10−1 1 10 0.0 10−3 (1) 10−2 10−1 1 Po (W) 10 Po (W) (1) VDDP = 3.7 V (1) VDDP = 3.7 V (2) VDDP = 5 V (2) VDDP = 5 V a. RL = 8 Ω, fi = 1 kHz, clip control off b. RL = 4 Ω, fi = 1 kHz, clip control off Fig 26.
PAGE 53
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 16. Package outline HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm A B D SOT616-3 terminal 1 index area A A1 E c detail X e1 C 1/2 e e 7 12 y y1 C v M C A B w M C b L 13 6 e e2 Eh 1/2 e 1 18 terminal 1 index area 24 19 X Dh 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A(1) max.
PAGE 54
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 17. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”. 17.1 Introduction to soldering Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits.
PAGE 55
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 17.
PAGE 56
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input temperature maximum peak temperature = MSL limit, damage level minimum peak temperature = minimum soldering temperature peak temperature time 001aac844 MSL: Moisture Sensitivity Level Fig 29. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.
PAGE 57
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 18. Revision history Table 44. Revision history Document ID Release date Data sheet status Change notice Supersedes TFA9879 v.2 20101015 Product data sheet - TFA9879 v.1 Modifications: TFA9879 v.1 TFA9879 Product data sheet • Specification status changed to Product data sheet 20100408 Preliminary data sheet - All information provided in this document is subject to legal disclaimers. Rev.
PAGE 58
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 19. Legal information 19.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 59
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PAGE 60
TFA9879 NXP Semiconductors Mono BTL class-D audio amplifier with digital input 21. Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2 General description . . . . . . . . . . . . . . . . . . . . . . 1 3 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3.1 General features . . . . . . . . . . . . . . . . . . . . . . . . 1 3.2 Programmable Digital Sound Processor (DSP) 2 3.3 Interface format support for digital audio inputs 2 4 Applications . . . . . . . . . .