Datasheet

ManualsBrandsNXP ManualsEmbedded Processors & ControllersSingle D Flip-Flop TSSOP 90MHz

1. General description

74AHC1G79 and 74AHCT1G79 are high-speed Si-gate CMOS devices. They provide a

single positive-edge triggered D-type ﬂip-ﬂop.

Information on the data input is transferred to the Q output on the LOW-to-HIGH transition

of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH

clock transition for predictable operation.

The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.

The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.

2. Features

n Symmetrical output impedance

n High noise immunity

n Low power dissipation

n Balanced propagation delays

n SOT353-1 and SOT753 package options

n ESD protection:

u HBM JESD22-A114E: exceeds 2000 V

u MM JESD22-A115-A: exceeds 200 V

u CDM JESD22-C101C: exceeds 1000 V

n Speciﬁed from −40 °C to +125 °C

3. Ordering information

74AHC1G79; 74AHCT1G79

Single D-type ﬂip-ﬂop; positive-edge trigger

Rev. 05 — 2 July 2007 Product data sheet

Table 1. Ordering information

Type number Package

Temperature range Name Description Version

74AHC1G79GW −40 °C to +125 °C TSSOP5 plastic thin shrink small outline package; 5 leads;

body width 1.25 mm

SOT353-1

74AHCT1G79GW

74AHC1G79GV −40 °C to +125 °C SC-74A plastic surface-mounted package; 5 leads SOT753

74AHCT1G79GV

Summary of content (12 pages)

PAGE 1
74AHC1G79; 74AHCT1G79 Single D-type flip-flop; positive-edge trigger Rev. 05 — 2 July 2007 Product data sheet 1. General description 74AHC1G79 and 74AHCT1G79 are high-speed Si-gate CMOS devices. They provide a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.
PAGE 2
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 4. Marking Table 2. Marking codes Type number Marking 74AHC1G79GW AP 74AHC1G79GV A79 74AHCT1G79GW CP 74AHCT1G79GV C79 5. Functional diagram 1 D Q 4 1 2 2 CP 4 D CP mna441 mna440 Fig 1. Logic symbol Fig 2. IEC logic symbol CP C C D C C TG TG C C C Q C TG TG C C mna442 Fig 3. Logic diagram 74AHC_AHCT1G79_5 Product data sheet © NXP B.V. 2007. All rights reserved. Rev.
PAGE 3
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 6. Pinning information 6.1 Pinning 74AHC1G79 74AHCT1G79 D 1 CP 2 GND 3 5 VCC 4 Q 001aaf091 Fig 4. Pin configuration 6.2 Pin description Table 3. Pin description Symbol Pin Description D 1 data input CP 2 clock pulse input GND 3 ground (0 V) Q 4 data output VCC 5 supply voltage 7. Functional description Table 4.
PAGE 4
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions VCC supply voltage VI input voltage IIK input clamping current VI < −0.5 V IOK output clamping current VO < −0.5 V or VO > VCC + 0.5 V IO output current −0.5 V < VO < VCC + 0.5 V [1] Min Max Unit −0.5 +7.0 V −0.
PAGE 5
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger Table 7. Static characteristics …continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter VOH VOL 25 °C Conditions −40 °C to +85 °C −40 °C to +125 °C Unit Min Typ Max Min Max Min Max HIGH-level VI = VIH or VIL output voltage IO = −50 µA; VCC = 2.0 V 1.9 2.0 - 1.9 - 1.9 - V IO = −50 µA; VCC = 3.0 V 2.9 3.0 - 2.9 - 2.9 - V IO = −50 µA; VCC = 4.5 V 4.4 4.5 - 4.4 - 4.
PAGE 6
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 11. Dynamic characteristics Table 8. Dynamic characteristics GND = 0 V; tr = tf = ≤ 3.0 ns. For test circuit see Figure 6. For waveforms see Figure 5. Symbol Parameter 25 °C Conditions −40 °C to +85 °C −40 °C to +125 °C Unit Min Typ Max Min Max Min Max - 4.9 8.4 1.0 9.8 1.0 11.5 ns - 6.9 12.0 1.0 14.0 1.0 15.5 ns CL = 15 pF - 3.5 5.6 1.0 7.0 1.0 8.0 ns CL = 50 pF - 5.1 8.0 1.
PAGE 7
4AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 12. Waveforms VI VM D input GND th th t su t su 1/fmax VI CP input VM GND tW t PHL t PLH VOH VM Q output VOL mna647 Measurement points are given in Table 9. VOL and VOH are typical output voltage levels that occur with the output. Fig 5. Clock (CP) to output (Q) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency Table 9.
PAGE 8
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 13. Package outline TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm E D SOT353-1 A X c y HE v M A Z 5 4 A2 A (A3) A1 θ 1 Lp 3 L e w M bp detail X e1 0 1.5 3 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D(1) E(1) e e1 HE L Lp v w y Z(1) θ mm 1.1 0.1 0 1.0 0.8 0.15 0.30 0.15 0.25 0.08 2.25 1.85 1.35 1.
PAGE 9
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger Plastic surface-mounted package; 5 leads SOT753 D E B y A X HE 5 v M A 4 Q A A1 c 1 2 3 Lp detail X bp e w M B 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 bp c D E e HE Lp Q v w y mm 1.1 0.9 0.100 0.013 0.40 0.25 0.26 0.10 3.1 2.7 1.7 1.3 0.95 3.0 2.5 0.6 0.2 0.33 0.23 0.2 0.2 0.
PAGE 10
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 14. Abbreviations Table 10. Abbreviations Acronym Description CDM Charged Device Model DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor-Transistor Logic 15. Revision history Table 11.
PAGE 11
74AHC1G79; 74AHCT1G79 NXP Semiconductors Single D-type flip-flop; positive-edge trigger 16. Legal information 16.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
PAGE 12
NXP Semiconductors 74AHC1G79; 74AHCT1G79 Single D-type flip-flop; positive-edge trigger 18. Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 18 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Functional diagram . . . . . . . . . . . . . . . . . . .