Datasheet

ManualsBrandsNXP ManualsDevelopment Boards & KitsDevelopment Board that Supports the QorIQ LS1046A Architecture Processor

The USB2_DRVVBUS and USB2_PWRFAULT signals are muxed with I2C3_SCL and I2C3_SDA signals, respectively. A

multiplexer NX3DV42GU (from NXP) is used to demux the muxed signals. The GPIO3_23 signal (I2C3_USB2_SEL) controls the

routing of the demuxed signals to the appropriate board peripheral, as follows:

• I2C3_USB2_SEL = 0: I2C3_SCL/SDA signals are routed to I2C3 header J64 (default setting)

• I2C3_USB2_SEL = 1: USB2_DRVVBUS/PWRFAULT signals are routed to USB2 port management switch U550

The maximum allowed current consumption of a USB connected device is 900 mA per channel.

Each port of the dual-port USB connector has an LED (USB1_5V and USB2_5V) to indicate its status, the LED is active when

the 5 V power supply is enabled for the port.

2.6 IFC interface

The FRWY-LS1046A supports integrated flash controller (IFC) 2.0 connections with the LS1046A processor through NAND flash

and QSPI NOR flash memories. The figure below shows the IFC diagram of the FRWY-LS1046A.

LS1046A

IFC

B OOT_S R C

(OVDD

1.8V)

Cfg_rcw_src[0..8]

AD9..15, CLE

DDR Type ( 0 -DDR 4)

QS P I_A_DATA0

QS PI_A_DATA1

QS P I_A_DATA2

QS PI_A_S CK

QSPI_A_CS0

QS PI_A_DATA3

OVDD

VDD

MT25QU512ABB8ESF-0SIT [Micron]

QSPI flash

SCK

IO1

IO2/W P#

IO0

IO3/R E SE T#

CS#

A22

A23

A24

A25

A18

A16

Serial NOR flash

64 MB

0_0100_0100 (Quad SPI) – default

0_0100_0000 (eSDHC)

1_0000_01xx (8-bit NAND )[ L S1043 only)***

0_1001_1110 (0x9E -Hard-Coded RCW)

QSPI

flash

Note:: LS 1046A do not support booting from NAND flash

AD21

IFC_WE0_B ->cfg_eng_use0:: " 0/1" SYSCL K (DIFF_S YSCLK/SE )

IFC_OE_B -> cfg_eng_use1:: "1"

POR

config.

AD[0...7]

AVD

CLE

WE_B

OE _B

CS0_B

R_B #

WP#

S34MS04G200BHI000 [Cypress]

OVDD

NAND_AD[0:7]

NAND control signals

NAND

flash

NAND flash

4 Gb (512M x 8)

2 KB page

64 pages/block

Figure 15. IFC diagram

The subsections below describe the IFC devices supported by the FRWY-LS1046A:

• NAND flash memory on page 27

• QSPI NOR flash memory on page 26

2.6.1

QSPI NOR flash memory

The FRWY-LS1046A supports QSPI as the primary system boot source. The table below describes the QSPI NOR flash memory

used in FRWY-LS1046A.

FRWY-LS1046A Functional Description

Layerscape FRWY-LS1046A Board Reference Manual, Rev. 0, 26 April 2019

NXP Semiconductors