User's Manual

GROUP 3, PORT B DATA
BADR3 + D hex
READ/WRITE
D0D1D2D3D4D5D6D7
01234567
GROUP 3, PORT C DATA
BADR3 + E hex
READ/WRITE
CL1CL2CL3CL4CH1CH2CH3CH4
C1C2C3C4C5C6C7C8
01234567
GROUP 3 CONFIGURE
BADR3 + F hex
READ/WRITE
CLBM1CHAM2M3MS
01234567
5.4.5 8254 Configuration & Data
COUNTER 1 DATA
BADR3 + 10 hex
READ/WRITE
D0D1D2D3D4D5D6D7
01234567
The 82C54 counters 1 and 2 have been configured in hardware to produce a 32-bit
counter for use in interrupt generation. This register provides access to the lower 16
data bits. Since the interface to the 82C54 is only 8-bits wide, write counter data in
two bytes; low byte first, followed by the high byte.
COUNTER 2 DATA
BADR3 + 11 hex
READ/WRITE
D0D1D2D3D4D5D6D7
01234567
The 82C54 counters 1 and 2 have been configured in hardware to produce a 32-bit
counter for use in interrupt generation. This register provides access to the upper 16
data bits. Since the interface to the 82C54 is only 8-bits wide, write counter data in
two bytes; low byte first, followed by the high byte.
15