Datasheet

NCP1351
http://onsemi.com
11
Figure 8. The Voltage on the Current Sense Pin Figure 9. The Voltage Across the Sense
Resistor
Current Sense Pin
Current Sense Resistor
Below are a few recommendations concerning the wiring
and the PCB layout:
A small 22 pF capacitor can be placed between the CS
pin and the controller ground. Place it as close as
possible to the controller.
Do not place the offset resistor in the vicinity of the
sense element, but put it close to the controller as well.
Regulation by frequency
The power a flyback converter can deliver relates to the
energy stored in the primary inductance
L
p
and obeys
the following formulae:
P
out_DCM
+
1
2
L
P
I
peak
2
F
SW
(eq. 5)
P
out_CCM
+
1
2
L
P
(
I
peak
2
* I
valley
2
)
F
SW
(eq. 6)
Where:
(eta) is the converter efficiency
I
peak
is the peak inductor current reached at the on time
termination
I
valley
represents the current at the end of the off time. It
equals zero in DCM.
F
SW
is the operating frequency.
Thus, to control the delivered power, we can either play on
the peak current setpoint (classical peak current mode
control) or adjust the switching frequency by keeping the
peak current constant. We have chosen the second scheme
in this NCP1351 for simplicity and ease of implementation.
Thus, once the peak current has been selected, the feedback
loop automatically reacts to satisfy Equations 5 and 6. The
external capacitor that you connect between pin 2 and
ground (again, place it close to the controller pins) sets the
maximum frequency you authorize the converter to operate
up to. Normalized values for this timing capacitor are
270 pF (65 kHz) and 180 pF (100 kHz). Of course, different
combinations can be tried to design at higher or lower
frequencies. Please note that changing the capacitor value
does not affect the operating frequency at nominal line and
load conditions. Again, the operating frequency is selected
by the feedback loop to cope with Equations 5 and 6
definitions.
The feedback current controls the frequency by changing
the timing capacitor end of charge voltage, as illustrated by
Figure 10.
The timing capacitor ending voltage can be precisely
computed using the following formula:
V
C
t
+ 45k(I
FB
* 40u) ) 500m
(eq. 7)
Where I
FB
represents the injected current inside the FB
pin (pin 1). The 40u term corresponds to a 40  offset
current purposely placed to force a minimum current
injection when the loop is closed. This allows the controller
to detect a short-circuit condition as the feedback current
drops to zero in that condition.