Specifications

www.ti.com Trip-Zone Submodule Control and Status Registers
Table 4-21. Trip-Zone Flag Register (TZFLG) Field Descriptions (continued)
Bits Name Value Description
1 CBC Latched Status Flag for Cycle-By-Cycle Trip Event
0 No cycle-by-cycle trip event has occurred.
1 Indicates a trip event has occurred on a pin selected as a cycle-by-cycle trip source. The
TZFLG[CBC] bit will remain set until it is manually cleared by the user. If the cycle-by-cycle trip
event is still present when the CBC bit is cleared, then CBC will be immediately set again. The
specified condition on the pins is automatically cleared when the ePWM time-base counter
reaches zero (TBCTR = 0x0000) if the trip condition is no longer present. The condition on the
pins is only cleared when the TBCTR = 0x0000 no matter where in the cycle the CBC flag is
cleared.
This bit is cleared by writing the appropriate value to the TZCLR register.
0 INT Latched Trip Interrupt Status Flag
0 Indicates no interrupt has been generated.
1 Indicates an EPWMx_TZINT PIE interrupt was generated because of a trip condition.
No further EPWMx_TZINT PIE interrupts will be generated until this flag is cleared. If the
interrupt flag is cleared when either CBC or OST is set, then another interrupt pulse will be
generated. Clearing all flag bits will prevent further interrupts.
This bit is cleared by writing the appropriate value to the TZCLR register (Table 4-22 ).
Figure 4-22. Trip-Zone Clear Register (TZCLR)
15 8
Reserved
R-0
7 3 2 1 0
Reserved OST CBC INT
R-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-22. Trip-Zone Clear Register (TZCLR) Field Descriptions
Bits Name Value Description
15-3 Reserved Reserved
2 OST Clear Flag for One-Shot Trip (OST) Latch
0 Has no effect. Always reads back a 0.
1 Clears this Trip (set) condition.
1 CBC Clear Flag for Cycle-By-Cycle (CBC) Trip Latch
0 Has no effect. Always reads back a 0.
1 Clears this Trip (set) condition.
0 INT Global Interrupt Clear Flag
0 Has no effect. Always reads back a 0.
1 Clears the trip-interrupt flag for this ePWM module (TZFLG[INT]).
NOTE: No further EPWMx_TZINT PIE interrupts will be generated until the flag is cleared. If
the TZFLG[INT] bit is cleared and any of the other flag bits are set, then another interrupt
pulse will be generated. Clearing all flag bits will prevent further interrupts.
SPRU791F – November 2004 – Revised July 2009 Registers 113
Submit Documentation Feedback