Specifications

www.ti.com Dead-Band Generator (DB) Submodule
The dead-band submodule supports independent values for rising-edge (RED) and falling-edge (FED)
delays. The amount of delay is programmed using the DBRED and DBFED registers. These are 10-bit
registers and their value represents the number of time-base clock, TBCLK, periods a signal edge is
delayed by. For example, the formula to calculate falling-edge-delay and rising-edge-delay are:
FED = DBFED × T
TBCLK
RED = DBRED × T
TBCLK
Where T
TBCLK
is the period of TBCLK, the prescaled version of SYSCLKOUT.
For convenience, delay values for various TBCLK options are shown in Table 2-14 .
Table 2-14. Dead-Band Delay Values in µ S as a Function of DBFED and DBRED
Dead-Band Value Dead-Band Delay in µ S
DBFED, DBRED TBCLK = SYSCLKOUT/1 TBCLK = SYSCLKOUT /2 TBCLK = SYSCLKOUT/4
1 0.01 µ S 0.02 µ S 0.04 µ S
5 0.05 µ S 0.10 µ S 0.20 µ S
10 0.10 µ S 0.20 µ S 0.40 µ S
100 1.00 µ S 2.00 µ S 4.00 µ S
200 2.00 µ S 4.00 µ S 8.00 µ S
300 3.00 µ S 6.00 µ S 12.00 µ S
400 4.00 µ S 8.00 µ S 16.00 µ S
500 5.00 µ S 10.00 µ S 20.00 µ S
600 6.00 µ S 12.00 µ S 24.00 µ S
700 7.00 µ S 14.00 µ S 28.00 µ S
800 8.00 µ S 16.00 µ S 32.00 µ S
900 9.00 µ S 18.00 µ S 36.00 µ S
1000 10.00 µ S 20.00 µ S 40.00 µ S
SPRU791F – November 2004 – Revised July 2009 ePWM Submodules 55
Submit Documentation Feedback