Specifications

DATA SHEET QF4A512
Rev D4, Dec 07 42 www.quickfiltertech.com
1 = Enable
Description: Enable address autoincrement. If set, on the next read/write cycle the address data can be followed by multiple data bytes.
fast_ch
*00 = Channel 1
01 = Channel 2
10 = Channel 3
11 = Channel 4
Description: Identifies the channel with the fastest sample rate. This channel is used to provide the DRDY signal. The user must ensure
this channel is correctly identified and that the corresponding channel is enabled, otherwise missed data samples will result. The value
will be correctly set by the Quickfilter Pro Software, but if the chip configuration is dynamically altered the user must ensure this value is
correctly maintained.
16h SPI_MON (SPI Monitor) - For factory use only
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Address 16h X X X X X X mon_ee_sifn en_sifee_mon
en_sifee_mon
*0 = Disable
1 = Enable
Description: Allows monitoring of internal bus during transfers.
Mon_ee_sifn
*0 = Monitor SIF
1 = Monitor EEPROM
Description: Selects which bus is monitored.
17h EE_STADDR (EEPROM Starting address - LSB)
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Address 17h addr7 addr6 addr5 addr4 addr3 addr2 addr1 addr0
18h EE_STADDR (EEPROM Starting address - MSB)
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Address 18h X X X X addr11 addr10 addr9 addr8
Description: Starting address in EEPROM for block transfers.
19h CHIP_STADDR (Chip Starting address - LSB)
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Address 19h addr7 addr6 addr5 addr4 addr3 addr2 addr1 addr0
1Ah CHIP_STADDR (Chip starting address - MSB)
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Address 1Ah X X addr13 addr12 addr11 addr10 addr9 addr8
Description: Chip starting address for block transfers.
1Bh END_ADDR (Destination ending address - LSB)