Features • • • • • • • • Single 3-V Supply Voltage High Power-added Efficient Power Amplifier (Pout Typically 23 dBm) Ramp-controlled Output Power Low-noise Preamplifier (NF Typically 2.1 dB) Biasing for External PIN Diode T/R Switch Current-saving Standby Mode Few External Components PSSO20 Plastic Package with Down-set Paddle Heat Slug or HP-VFQFP-N20 with Extended Performance and Flipchip Version Bluetooth™/ISM 2.4-GHz FrontEnd IC Electrostatic sensitive device. Observe precautions for handling.
Pin Configuration Figure 2. Pinning PSSO20 20 PU 1 18 LNA_OUT GND 3 V3_PA_OUT V3_PA_OUT V3_PA_OUT GND RAMP 16 PA_IN VS_LNA 5 T7024 GND 6 15 V1_PA V3_PA_OUT 8 13 V2_PA 9 12 V2_PA GND 10 11 RAMP 9 8 7 6 11 5 12 4 13 T7024 3 2 14 1 15 SWITCH_OUT R_SWITCH PU RX_ON LNA_OUT 16 17 18 19 20 14 GND 7 V3_PA_OUT 10 17 GND LNA_IN 4 V3_PA_OUT GND VS_LNA GND LNA_IN GND 19 RX_ON SWITCH_OUT 2 V2_PA V2_PA GND V1_PA PA_IN R_SWITCH Figure 3.
T7024 Figure 4.
Absolute Maximum Ratings Parameters Supply voltage Pins VS_LNA, V1_PA, V2_PA, V3_PA_OUT Symbol Value Unit VS 6 V Junction temperature Tj 150 °C Storage temperature Tstg -40 to +125 °C RF input power LNA PinLNA 5 dBm RF input power PA PinPA 10 dBm Symbol Value Unit Junction ambient PSSOP20, slug soldered on PCB RthJA 19 K/W Junction ambient HP-VFQFP-N20, slug soldered on PCB RthJA 27 K/W Thermal Resistance Parameters Operating Range All voltages are referred to ground (Pin
T7024 Electrical Characteristics Test conditions (unless otherwise specified): VS = 3.0 V, Tamb = 25°C Parameters Power Amplifier Test Conditions Symbol Min. VS 2.7 Typ. Max. 3.0 4.6 Unit (1) Supply voltage Pins V1_PA, V2_PA, V3_PA_OUT Supply current TX PSSO20 N20 RX (PA off), VRAMP £ 0.1 V Standby current Standby 190 165 IS_TX IS_TX V mA mA IS_RX 10 µA IS_standby 10 µA 2.5 GHz Frequency range TX f 2.
Electrical Characteristics (Continued) Test conditions (unless otherwise specified): VS = 3.0 V, Tamb = 25°C Parameters Test Conditions Symbol Standby current Standby, Pin VS_LNA IS_standby Min. Frequency range RX f 2.4 Power gain RX, Pin LNA_IN to LNA_OUT Gp 15 Noise figure RX, NF NF Gain compression RX, referred to Pin LNA_OUT 3rd-order input interception point RX Input matching (4) Output matching PSSO20 N20 RX, Pin LNA_IN (4) RX Pin LNA_OUT Typ. Max. Unit 1 10 µA 2.
T7024 Typical Operating Characteristics Figure 5. LNA (PSSO20): Gain and Noise Figure versus Frequency 20 8 7 Gain 15 6 Gain (dB) 10 4 3 5 NF (dB) 5 NF 2 1 0 2000 2200 2400 2600 0 3000 2800 Frequency (MHz) Figure 6. LNA (N20): Gain and Noise Figure versus Frequency 25 5 20 4 Gain 3 NF 10 2 5 1 0 2000 2200 2400 2600 NF (dB) Gain (dB) 15 0 3000 2800 Frequency (MHz) Figure 7. LNA: NF and Gain versus Temperature 2.5 2.0 NF VS = 3 V Relative gain, relative NF (dB) 1.5 1.
Figure 8. LNA: Typical Switch-out Current versus Rswitch 20 IS_O (mA) 16 12 8 4 0 1 10 100 1000 10000 100000 1000000 10000000 Rswitch (W) Figure 9. PA (PSSO20): Output Power and PAE versus Supply 50 250 I_S_TX 220 PAE 30 I_S_TX (mA) Pout (dBm), PAE (%) 40 190 Pout 20 160 f = 2.4 GHz Vramp = 1.75 V PinPA = 0 dBm 10 130 0 2.7 3.1 3.5 3.9 4.3 100 4.7 Supply Voltage (MHz) Figure 10.
T7024 Figure 11. PA (PSSO20): Output Power and PAE versus Input Power 40 250 PAE Pout (dBm), PAE (%), Gp (dB) Gain 30 200 20 150 I_S_TX 10 100 VS = 3 V f = 2.4 GHz Vramp = 1.75 V PinPA = 0 dBm 0 50 Pout -10 -40 0 -30 -20 -10 0 10 Input Power (dBm) Figure 12. PA (PSSO20): Output Power and PAE versus Frequency 50 250 I_S_TX 200 PAE 30 150 Pout 20 100 VS = 3 V Vramp = 1.
Figure 14. PA (N20) Output Power and PAE versus Ramp Voltage 50 250 PAE Pout 200 10 150 -10 100 f = 2.4 GHz VS = 3 V PinPA = 0 dBm I_S_TX -30 I_S_TX (mA) Pout (dBm), PAE (%) 30 50 -50 0 1.2 1.4 1.6 1.8 2.0 Vramp (V) Figure 15. PA (N20): Output Power and PAE versus Input Power 300 PAE 40 250 Gain 30 20 200 150 I_S_TX 10 I_S_TX (mA) Pout (dBm), PAE (%), Gp (dB) 50 100 VS = 3 V f = 2.4 GHz Vramp = 1.
T7024 Figure 17. LNA: Supply Current versus Temperature 8.0 7.8 Supply current (V) 7.6 7.4 7.2 7.0 6.8 6.6 6.4 6.2 6.0 -40 -20 0 20 40 60 80 Temperature (°C) Figure 18. PA (PSSO20): Current versus Vramp and Temperature 200 180 160 -40°C 140 I ( dBm ) 120 40°C 100 0°C 80 60 40 80°C 20 0 0.1 1.0 10.0 100.0 1000.0 Vramp current ( µA ) Figure 19. PA (PSSO20, N20): Pout versus Vramp and Temperature 30 f = 2.
Input/Output Circuits Figure 20. Input Circuit PA_IN/V1_PA V1_PA PA_IN GND Figure 21. Input Circuit RAMP/V1_PA V1_PA RAMP Figure 22.
T7024 Figure 23. Input/Output Circuit V3_PA_OUT V3_PA_OUT GND Figure 24. Input Circuit SWITCH_OUT/R_SWITCH V1_PA SWITCH_OUT R_SWITCH GND Figure 25.
Figure 26. Input Circuit PU/RX_ON VS_LNA LNA_IN / PU Figure 27.
T7024 Figure 28. Application Board PSSO20 PA IN LNA OUT 1n V1_PA 10p RX ON 1u 3.9nH 100p 5.6nH 3p3 HQ 3.9p 1n PU V2_PA 1u 15p 100p PA ramp 56p 20 19 18 17 16 15 14 13 12 11 6 7 8 9 10 T7024 1 2 3 4 5 harm. termination 1p5 HQ R1 is selected with DIL-switch 56p 0p8 HQ 15nH 10p 1n 1.8p R1 Var 1u pin-diode replaced by LED on applicationboard Blocking capacitors depending on application 1u Switch Out LNA IN VS_LNA V3_PA PA OUT Figure 29.
Gerberfiles are available on request. The application board consists of 4 layers: 1. top layer: RF-signals, 35 µm Cu 2. spacing: 490 µm FR4 3. second layer: GND, 35 µm Cu 4. spacing: 550 µm FR4 5. third layer: GND (optional), 35 µm Cu 6. spacing: 490 µm FR4 7. bottom layer: DC connection, 35 µm Cu Figure 30. Application Board N20 LNA OUT PA IN 15p 1n 1u V1_PA 15p 1n 1u 2.2p 1p V2_PA 3p3 RX ON 100p PU 100p PA ramp 20 19 18 17 16 1 15 14 2 T7024 3 4 5 6 7 8 13 12 11 9 10 harm.
T7024 Figure 31. Layout for N20 PA_IN LNA_OUT 0R 0R 2.2pF 100pF 100pF 0R 1nF 15pF 1 mF 0R 15pF1nF 0R 1pF 1 mF 3.3pFHQ 56pF 18nH HQ 0.8pF HQ 0R 56p 1 mF 10pF1nF 1 mF 1.8pF LED 2.2pF HQ 0R 0R 2k7 390R LNA_IN PA_OUT Gerberfiles are available on request. The application board consists of 4 layers: 1. top layer: RF-signals, 35 µm Cu 2. spacing: 490 µm FR4 3. second layer: GND, 35 µm Cu 4. spacing: 550 µm FR4 5. third layer: GND (optional), 35 µm Cu 6. spacing: 490 µm FR4 7.
Ordering Information Extended Type Number Package Remarks T7024-TRS PSSO20 Tube T7024-TRQ PSSO20 Taped and reeled T7024-PGS HP-VFQFP-N20 Tube T7024-PGQ HP-VFQFP-N20 Taped and reeled T7024-DB Flipchip – Package Information 18 T7024 4533A–BLURF–09/02
T7024 19 4533A–BLURF–09/02
Atmel Headquarters Atmel Operations Corporate Headquarters Memory 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600 Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369 Japan 9F, Tonetsu Shinkawa Bldg.