Manual
Table Of Contents
- Features
- Description
- Architectural Overview
- General-purpose Register File
- ALU – Arithmetic Logic Unit
- In-System Programmable Flash Program Memory
- EEPROM Data Memory
- SRAM Data Memory
- Program and Data Addressing Modes
- Register Direct, Single Register Rd
- Register Direct, Two Registers Rd and Rr
- I/O Direct
- Data Direct
- Data Indirect with Displacement
- Data Indirect
- Data Indirect with Pre- decrement
- Data Indirect with Post- increment
- Constant Addressing Using the LPM Instruction
- Indirect Program Addressing, IJMP and ICALL
- Relative Program Addressing, RJMP and RCALL
- Memory Access and Instruction Execution Timing
- I/O Memory
- Reset and Interrupt Handling
- Reset Sources
- Power-on Reset
- External Reset
- Watchdog Reset
- MCU Status Register – MCUSR
- Interrupt Handling
- General Interrupt Mask Register – GIMSK
- General Interrupt Flag Register – GIFR
- Timer/Counter Interrupt Mask Register – TIMSK
- Timer/Counter Interrupt FLAG Register – TIFR
- External Interrupt
- Interrupt Response Time
- MCU Control Register – MCUCR
- Sleep Modes
- Timer/Counter
- Watchdog Timer
- EEPROM Read/Write Access
- I/O Port B
- Memory Programming
- Electrical Characteristics
- Typical Characteristics
- AT90S2323/2343 Register Summary
- Ordering Information
- Packaging Information
52
AT90S/LS2323/2343
1004D–09/01
Figure 44. Idle Supply Current vs. V
CC
Figure 45. Power-down Supply Current vs. V
CC
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
2 2.5 3 3.5 4 4.5 5 5.5 6
T = 25˚C
A
T = 85˚C
A
IDLE SUPPLY CURRENT vs. V
cc
I
cc
(mA)
V
cc
(V)
DEVICE CLOCKED BY INTERNAL RC OSCILLATOR
T = 85˚C
A
T = 25˚C
A
POWER DOWN SUPPLY CURRENT vs. V
cc
I
cc
(µΑ)
V
cc
(V)
WATCHDOG TIMER DISABLED
T = 45˚C
A
T = 70˚C
A
0
5
10
15
20
25
2 2.5 3 3.5 4 4.5 5 5.5 6