User Manual

ManualsBrandsRainbow Electronics ManualsCommunicationDS33M33

Rev: 111908

ABRIDGED DATA SHEET

DS33M30/DS33M31/DS33M33

Ethernet Over SONET/SDH Mapper

________________________ General Description

The DS33M30 family of products provides a compact

and efficient solution for transporting Gigabit Ethernet

traffic over OC-3/STM-1 optical networks. With the

addition of an optical transceiver, Ethernet PHY,

DDR SDRAM, and host processor, a complete

solution of GbE over OC-3/STM-1 can be

implemented. The family supports Ethernet over

SONET/SDH (EoS) at VC-4, “Next-Generation” EoS

high-order mapping with multiple concatenated

VC-3s, and Ethernet over PDH over SONET/SDH

(EoPoS) with up to three virtually concatenated

DS3/E3 tributaries. The supported frame

encapsulations include GFP-F, HDLC, cHDLC, and

X.86 (LAPS).

_______________________________ Applications

Ethernet Service Delivery Over SONET/SDH

Multiservice Provisioning Platforms (MSPPs)

Transparent LAN Services

LAN Extension

Maxim Integrated Products 1

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple

revisions of any device may be simultaneously available through various sales channels. For information about device

errata, go to: www.maxim-ic.com/errata

. For pricing, delivery, and ordering information, please contact Maxim Direct at

1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

_____________________________________Features

♦ Support for EoS in One STS-3c/VC-4, EoS

Over Up to Three Concatenated STS-1/VC-3s,

and EoPoS Over Up to Three Concatenated

DS-3s

♦ Two Independent 155.52Mbps SerDes Ports

♦ One 10/100/1000 IEEE 802.3 Ethernet MAC

Port

♦ Configurable MII/RMII/GMII MAC Interface

♦ GFP/LAPS/HDLC/cHDLC Encapsulation

♦ IEEE 802.1Q VLAN and Q-in-Q Support

♦ Add/Drop OAM Frames from μP Interface

♦ Quality of Service (QoS) Support

♦ Traffic Policing Through CIR/CBS

♦ Classification Through PCP or DSCP

♦ Supports Up to 512Mb DDR SDRAM Buffer

♦ SPI™ and Parallel Microprocessor Interfaces

♦ 1.8V, 2.5V, 3.3V Supplies

Features continued in Section

_________________________ Functional Diagram

VCAT /

LCAS

DS3/E3

Framers

GFP / HDLC / LAPS

Traffic Mgmt

Advanced OAM

Ethernet MAC

High-Order

Mapper

Framer B

3x VC-3

SERDES A

DS33M30/M31/M33

DS3 ADD/DROP (DS33M33 ONLY)

1 VC-4

SERDES B

SerDes

B AND FRAMER B ON

(

DS33M31/33 ONLY

)

Framer A

______________________________________________________________________________Ordering Information

PART

SUPPORTED EoS/EoPoS

MODES

155Mbps PORTS EXT. DS3/E3 LINE PIN-PACKAGE

DS33M30N+

EoS at VC-4 1 No 144 CSBGA

DS33M31N+*

EoS at VC-4,

EoS at 3xVC-3,

EoPoS at 3xDS3

2 No 256 CSBGA

DS33M33N+

EoS at VC-4,

EoS at 3xVC-3,

EoPoS at 3xDS3

2 Yes (3) 256 CSBGA

+Denotes a lead-free/RoHS-compliant package.

*Future product—contact factory for availability.

SPI is a trademark of Motorola, Inc.

Summary of content (20 pages)

PAGE 1
ABRIDGED DATA SHEET Rev: 111908 DS33M30/DS33M31/DS33M33 Ethernet Over SONET/SDH Mapper ________________________ General Description _____________________________________Features ♦ Support for EoS in One STS-3c/VC-4, EoS Over Up to Three Concatenated STS-1/VC-3s, and EoPoS Over Up to Three Concatenated DS-3s ♦ Two Independent 155.52Mbps SerDes Ports ♦ One 10/100/1000 IEEE 802.3 Ethernet MAC Port ♦ Configurable MII/RMII/GMII MAC Interface ♦ GFP/LAPS/HDLC/cHDLC Encapsulation ♦ IEEE 802.
PAGE 2
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET Table of Contents 1. GENERAL DESCRIPTION AND FEATURE HIGHLIGHTS............................................................. 4 1.1 1.2 1.3 DEVICE FEATURE OVERVIEW ........................................................................................................... 5 TDM FEATURE OVERVIEW .............................................................................................................. 6 SONET/SDH.....
PAGE 3
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET List of Figures Figure 1-1 TDM Functional Blocks .............................................................................................................................. 6 Figure 3-1. Example Application 1: EoS for DS33M30.............................................................................................. 20 Figure 3-2.
PAGE 4
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1. General Description and Feature Highlights The DS33M30 family of devices provides interconnection and mapping functionality between Ethernet and SONET/SDH networking elements. The product family includes three devices with differing features: • DS33M30: One GMII mapped to STS-3c/VC-4 in a compact 10mm package. • DS33M31: One GMII/MII mapped to a protected interface, with higher order EoS and EoPoS.
PAGE 5
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET Table 1-1.
PAGE 6
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET • • • • • • • • 1.2 Manual or automatic one-second update of performance monitoring counters Single reference clock for all data rates using internal clock rate adapter (CLAD) Detection of loss of transmit clock and loss of receive clock Supports two packages: • 10mm, 144-pin CSBGA Package (DS33M30) • 17mm, 256-pin CSBGA Package (DS33M31/DS33M33) 1.8V, 2.5V, 3.3V supplies IEEE 1149.
PAGE 7
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.3 SONET/SDH 1.3.1 STS-3/STM-1 SerDes • • SerDes with clock recovery at 155.52Mbps interface for STS-3/STM-1 data stream LVDS/LVPECL levels for glueless interconnect to 155.52Mbps optical transceiver device 1.3.2 STS-3/STM-1 Framer and Formatter 1.3.2.
PAGE 8
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.3.3 STS-3c/AU-4 Pointer Processing 1.3.3.1 STS-3c/AU-4 Pointer Generation • • • • • • AU-4 pointer generation using the associated Add STS-3/STM-1 clock Pointer generation of outgoing pointer values (H1/H2) per ITU G.
PAGE 9
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.3.6 STS-1/AU-3/TU-3 Formatter and Framer (DS33M31 and DS33M33 Only) 1.3.6.
PAGE 10
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.3.7.2 STS-1/AU-3/TU-3 Pointer Interpreter • • • • • Per STS-1/AU-3/TU-3 tributary pointer interpretation using the outbound Drop STS-3/STM-1 clock Pointer interpretation per Telcordia GR-253-CORE and ITU G.
PAGE 11
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET • • • • • • • • • Synchronization of DS3/E3 serial streams from SONET/SDH STS-1 SPE/VC-3 accommodating asynchronous timing between the DS3/E3 line/tributary and the STS-3/STM-1 references, through appropriate processing of bit stuffing and pointer justifications Full integration of the DS3/E3 desynchronization and PLL circuitry necessary to produce smooth DS3/E3 data and clock signals that meet the Telcordia (GR-253-C
PAGE 12
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.4 PDH (DS33M31 and DS33M33 Only) There are two sets of DS3/E3 framer/formatters. Each set supports three independent DS3/E3 data streams (or ports). The set interfaces directly to the Async DS3/E3 mapper called Add/Drop Framer/Formatter.
PAGE 13
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.4.1.4 Trace Identifier Controller • • • • • • • • Three trace identifier controllers per port for o the line/tributary side G.832 trail trace (TR), o the system/trunk side G.832 trail trace (TR), and system/trunk side STS-1/VC-3 path trace (J1) in DS3/E3 mode, or o the STS-1 section trace (J0), line/tributary side STS-1 path trace (J1), and system/trunk side STS1/VC-3 path trace (J1) in STS-1 mode.
PAGE 14
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.4.3.2 Line DS3/E3 Formatter (Optional) • • • • • • • • • • • Insertion of all overhead for M23 DS3, C-bit parity DS3, G.751 E3, and G.
PAGE 15
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.5.2 PDH VCAT/LCAS • • 1.6 • Supports up to three DS3/E3 in one VCG (per ITU-T G.7043/G.7042) Supports differential delay compensation up to 200ms Encapsulation Up to three encap/decap engines for various port configurations 1.6.1 GFP-F Encapsulation (per ITU-T G.
PAGE 16
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 1.7.1 Ethernet MAC Interface • • • • • • • • • • One E/FE/GbE port (MII/RMII/GMII) 10Mbps/100Mbps/1000Mbps data rates Support for DTE or DCE operation Half- and full-duplex flow control per IEEE 802.
PAGE 17
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET • • • • Clocks can be used for LIU, jitter attenuator, and DS3 desynchronizer reference clocks and STS-1 transmit clocks on per port basis Output four derived clocks for external component use, if needed Meets jitter and wander transmission clock requirements. Transmit (outbound) line/tributary LIU signals using internal CLAD meet Telcordia (DS3) and ITU (E3) jitter and wander requirements 1.
PAGE 18
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 2. Standards Compliance The DS33M30 family of products adhere to the applicable telecommunications standards. Table 2-1 provides the specifications and relevant sections. Table 2-1. Standards Compliance Summary SPECIFICATION ANSI T1.102-1993 T1.105-2001 T1.105.02-2001 T1.105.03-1994 T1.105.03b-1997 T1.105.06-2001 T1.107-1995 T1.107a-1990 T1.231-1997 T1.231.03-2003 T1.231.04-2003 T1.404-1994 T1.
PAGE 19
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET SPECIFICATION ITU-T G.703 11/01 G.704 10/98 G.707/Y.1322 G.751 11/88 G.752 11/88 G.775 11/94 G.783 02/04 G.823 03/00 G.824 03/00 G.825 03/00 G.832 10/98 G.7041/Y.1303 G.7042/Y.1305 G.7043/Y.1343 G.8040/Y.1340 O.150 05/96 O.151 10/92 O.161 11/88 O.162 10/92 O.171 04/97 O.172 03/01 O.181 05/02 Q.921 Y.1731 X.86/Y.1323 Telcordia GR-253-CORE GR-499-CORE GR-820-CORE IEEE 802.3-2005 802.1D-2004 802.1Q-2005 802.1v-2001 802.
PAGE 20
___________________________________________________ DS33M30/M31/M33 ABRIDGED DATA SHEET 3. Applications • • • • • • • • Ethernet Service Mux over SDH (EoS)—Higher Order Ethernet Service Backhaul over PDH over SDH (EoPoS)—E3/T3 Æ STS-1/VC3 Ethernet Service Extension Integrated Access Device (IAD)—Dual Service with Data (Ethernet) and TDM (E3/DS3) Access Ethernet Access Concentrators MSPPs with EoS and EoP Support Base-Station Backhaul Microwave Radio Links Figure 3-1.