Owner manual
44 Rev. F - 15 February, 2001
T89C51RD2
Table 22. WDTPRG Register
WDTPRG Address (0A7h)
Reset value XXXX X000
6.10.2. WDT during Power Down and Idle
In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the
user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset
or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power
Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the T89C51RD2
is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for
the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from
resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high.
It is suggested that the WDT be reset during the interrupt service routine.
To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the
WDT just before entering powerdown.
In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the T89C51RD2 while in
Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter
Idle mode.
If the WDT is activated, the power consumption in stand-by mode will be above the specified value.
7 6 5 4 3 2 1 0
T4 T3 T2 T1 T0 S2 S1 S0
Bit
Number
Bit
Mnemonic
Description
7 T4
Reserved
The value read from this bit is undeterminated. Do not try to set this bit..
6 T3
5 T2
4 T1
3 T0
2 S2 WDT Time-out select bit 2
1 S1 WDT Time-out select bit 1
0 S0 WDT Time-out select bit 0
S2 S1S0 Selected Time-out
000 (2
14
- 1) machine cycles, 16.3 ms @ 12 MHz
001 (2
15
- 1) machine cycles, 32.7 ms @ 12 MHz
010 (2
16
- 1) machine cycles, 65.5 ms @ 12 MHz
011 (2
17
- 1) machine cycles, 131 ms @ 12 MHz
100 (2
18
- 1) machine cycles, 262 ms @ 12 MHz
101 (2
19
- 1) machine cycles, 542 ms @ 12 MHz
110 (2
20
- 1) machine cycles, 1.05 s @ 12 MHz
111 (2
21
- 1) machine cycles, 2.09 s @ 12 MHz