Datasheet

Section 21 RAM
Rev. 3.00 Sep. 28, 2009 Page 673 of 910
REJ09B0350-0300
Section 21 RAM
This LSI has 8 Kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a
16-bit data bus, enabling one-state access by the CPU for both byte data and word data.
The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control
register (SYSCR). For details on SYSCR, see section 3.2.2, System Control Register (SYSCR).