Datasheet

Section 24 Power-Down Modes
Rev.7.00 Mar. 18, 2009 page 978 of 1136
REJ09B0109-0700
(1) Power supply
RES
(2) Reset period
(3) Hardware standby mode
STBY
Figure 24.4 Hardware Standby Mode Timing when Power Is Supplied
24.2.5 Module Stop Mode
Module stop mode can be set for individual on-chip peripheral modules.
When the corresponding MSTP bit in MSTPCR or EXMSTPCR is set to 1, module operation
stops at the end of the bus cycle and a transition is made to module stop mode. The CPU continues
operating independently.
When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and the module
starts operating at the end of the bus cycle. In module stop mode, the internal states of modules
other than the SCI are retained.
After reset clearance, all modules other than the DMAC, and DTC are in module stop mode.
The module registers which are set in module stop mode cannot be read or written to.
24.2.6 All-Module-Clocks-Stop Mode
When the ACSE bit in MSTPCRH is set to 1 and module stop mode is set for all the on-chip
peripheral functions controlled by MSTPCR or EXMSTPCR (MSTPCR = H'FFFF, EXMSTPCR
= H'FFFF), or for all the on-chip peripheral functions except the 8-bit timer (MSTPCR = H'FFFE,
EXMSTPCR = H'FFFF), executing a SLEEP instruction while the SSBY bit in SBYCR is cleared
to 0 will cause all the on-chip peripheral functions (except the 8-bit timer and watchdog timer), the
bus controller, and the I/O ports to stop operating, and a transition to be made to all-module-
clocks-stop mode, at the end of the bus cycle.
Operation or halting of the 8-bit timer can be selected by means of the MSTP0 bit.