Datasheet

Section 17 A/D Converter
Rev.7.00 Mar. 18, 2009 page 813 of 1136
REJ09B0109-0700
3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1.
If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. Conversion of the first
channel in the group starts again.
4. The ADST bit is not cleared automatically, and steps [2] to [3] are repeated as long as the
ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the
A/D converter enters wait state. If the ADST bit is later set to 1, A/D conversion starts again
from the first channel in the group.
17.4.3 Input Sampling and A/D Conversion Time
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input when A/D conversion start delay time (t
D
) passes after the ADST bit is set to 1, then starts
conversion. Figure 17.2 shows the A/D conversion timing. Table 17.3 indicates the A/D
conversion time.
As indicated in figure 17.2, the A/D conversion time (t
CONV
) includes t
D
and the input sampling
time (t
SPL
). The length of t
D
varies depending on the timing of the write access to ADCSR. The
total conversion time therefore varies within the ranges indicated in tables 17.3.
In scan mode, the values given in tables 17.3 apply to the first conversion time. The values given
in tables 17.4 apply to the second and subsequent conversions.