Manualshelf

Datasheet

ManualsBrandsRENESAS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 144 (20x20) 16-Bit 34 MHz I/O number 106
191192193194195196197198199200
Section 6 Bus Controller (BSC)
Rev. 2.00 Aug. 20, 2008 Page 149 of 1198
REJ09B0403-0200
Read Cycle
Address Data Data
Write Cycle
T
1
T
2
T
3
T
AW
T
5
T
DSW
T
4
T
1
T
2
T
3
T
AW
T
5
T
DSW
T
4
Address
CS256
IOS
AH
RD
HWR
LWR
AD7 to AD0
AD15 to AD8
φ
Address Address
Address Address
Data Data
Figure 6.26 Bus Timing for 16-Bit, 3-State Access Space (2) (Odd Byte Access)
Read Cycle
Address Data Data
Write Cycle
T
1
T
2
T
3
T
AW
T
5
T
DSW
T
4
T
1
T
2
T
3
T
AW
T
5
T
DSW
T
4
Address
CS256
IOS
AH
RD
HWR
LWR
AD7 to AD0
Data
Data
AD15 to AD8
φ
Address Address
Address Address
Data
Data
Figure 6.27 Bus Timing for 16-Bit, 3-State Access Space (3) (Word Access)