Datasheet

Section 8 I/O Ports
Rev. 2.00 Aug. 20, 2008 Page 246 of 1198
REJ09B0403-0200
• PA5/ExIRQ5/EVENT5/WOL
The pin function is switched as shown below according to and the PA5DDR bit.
Setting the ISS5 bit in ISSR makes the pin to function as the ExIRQ5 input pin.
When using this pin as the ExIRQ5 input or EVENT5 input pin, clear the PA5DDR bit to 0.
Though the settings for the EVENT input pin have been made, set the PA5DDR bit to 1 to use
the pin as the PA5 output pin.
When the module stop mode is cleared in both the EtherC, and E-DMAC, this pin functions as
the WOL output pin.
PA5DDR 0 1
PA5 input pin Pin function
ExIRQ5 input pin/EVENT5 input pin
PA5 output pin
• PA4/ExIRQ4/EVENT4, PA3/ExIRQ3/EVENT3, PA2/ExIRQ2/EVENT2,
PA1/ExIRQ1/EVENT1, PA0/ExIRQ0/EVENT0
The pin function is switched as shown below according to the PAnDDR bit.
Setting the ISSn bit in ISSR makes the pin to function as the ExIRQn input pin.
When using this pin as the ExIRQn input or EVENTn input pin, clear the PAnDDR bit to 0.
Though the settings for the EVENT input pin have been made, set the PAnDDR bit to 1 to use
the pin as the PAn output pin.
PAnDDR 0 1
PAn input pin Pin function
ExIRQn input pin/EVENTn input pin
PAn output pin
[Legend] n = 4 to 0