User's Manual

page 10/51
HiAll
NC
User Manual 2012/06/28
(3G
compatibility)
(3G compatibility) (3G compatibility)
65
PCM_OUT Digital output buffer Digital audio out 2.85V
66
PCM_IN Digital input buffer Digital audio in 2.85V
67
RESERVED
(3G
compatibility)
RESERVED
(3G compatibility)
RESERVED
(3G compatibility)
-
68
RESERVED
(3G
compatibility)
RESERVED
(3G compatibility)
RESERVED
(3G compatibility)
-
69
RESERVED
(3G
compatibility)
RESERVED
(3G compatibility)
RESERVED
(3G compatibility)
-
70
RESERVED
(3G
compatibility)
RESERVED
(3G compatibility)
RESERVED
(3G compatibility)
-
71
VGPIO Power supply
Power supply for external
components
2.8V
72
SPI_IN Digital input buffer
Serial peripheral interface.
To be connected for debug
purpose.
2.8V
73
SPI_OUT Digital output buffer
Serial peripheral interface.
To be connected for debug
purpose.
2.8V
74
SPI_SEL Digital bi-directional buffer
Serial peripheral interface.
To be connected for debug
purpose.
2.8V
75
SPI_CLK Digital bi-directional buffer
Serial peripheral interface.
To be connected for debug
purpose.
2.8V
76
TMS Digital input buffer JTAG mode select input 2.8V
77
TDI Digital input buffer JTAG data input 2.8V
78
TDO Digital output buffer JTAG data output 2.8V
79
SIM_RST Digital output buffer SIM reset 1.8V/2.9V
80
JTAG_TEST Digital input buffer JTAG TEST input 2.8V
81
RESERVED
(Factory use)
RESERVED
(Factory use)
Factory use. Do not
connect.
82
TCK Digital input buffer JTAG clock input 2.8V
83
GPIO4 Digital bi-directional buffer
General purpose
input/output 4
2.8V
84
GPIO5 Digital bi-directional buffer
General purpose
input/output 5
2.8V
85
GPIO6 Digital bi-directional buffer
General purpose
input/output 6
2.8V
86
VIO_SEL Digital input buffer VGPIO voltage selection
87
2G_RF_IND Digital output buffer 2G Transmit indicator 2.85V
88
RTCK Digital output buffer JTAG return clock 2.8V
89
GND GND GND 0V
90
GND GND GND 0V
91
GND GND GND 0V
92
GND GND GND 0V
93
GND GND GND 0V
94
GND GND GND 0V
95
GND GND GND 0V
96
GND GND GND 0V
97
GND GND GND 0V