Laptop User Manual

UART S3C2440A RISC MICROPROCESSOR
11-2
BLOCK DIAGRAM
Buad-rate
Generator
Control
Unit
Transmitter
Receiver
Peripheral BUS
TXDn
Clock Source
(PCLK, FCLK/n,UEXTCLK)
RXDn
Transmit FIFO Register
(FIFO m ode)
Transmit Holding Register
(Non-FIFO mode)
Receive FIFO Register
(FIFO m ode)
Receive Holding Register
(Non-FIFO mode only)
In FIFO mode, all 64 Byte of Buffer register are used as FIFO register.
In non-FIFO mode, only 1 Byte of Buffer register is used as Holding register.
Transm it Shifter
Transm it B uffer
Register(64 Byte)
Receive S hifter
Receive Buffer
Register(64 Byte)
Figure 11-1 UART Block Diagram (with FIFO)