Technical data

Set/reset operations
(continued)
I 1.3 I 2.6
I 2.6
F1.7
I 1.3
F 1.7
I 2.6
F 1.7
I 1.3
S
RQ
A I 2.6
I 1.3
F 1.7
S
R
F 1.7
A
I 2.6
I 1.3
F 1.7
S
R
S
11
10
Signal state "1" at input I 2.6 sets the flip-flop.
If the signal state at input I 1.3 changes to "0", the
signal state of the flag is retained.
When the set signal (input I 2.6) and the reset signal
(input I 1.3) are applied at the same time, the scan
operation last programmed (in this case AI 1.3) remains
in effect for the rest of the program (reset priority).
Signal state "1" at input I 1.3 resets the flip-flop.
If the signal state at input I 2.6 changes to "0", the
signal state of the flag is retained, i.e. the signal is latched.
R Q
Logical/circuit diagram
STEP 5 representation
Ladder Control system
Statement
list
RS flip-flop with flags
flowchartdiagram
Programming Examples in the STL, LAD and CSF Methods of Representation
CPU 928B Programming Guide
3 - 38 C79000-B8576-C898-01