Data Sheet
DocID025715 Rev 2 25/72
LSM9DS1 LSM9DS1 functionality
72
Figure 12. Continuous mode
3.5.4 Continuous-to-FIFO mode
In Continuous-to-FIFO mode (FIFO_CTRL (2Eh)(FMODE [2:0] = 011), FIFO behavior
changes according to the INT_GEN_SRC_XL (26h)(IA_XL) bit. When the
INT_GEN_SRC_XL (26h)(IA_XL) bit is equal to '1', FIFO operates in FIFO-mode, when the
INT_GEN_SRC_XL (26h)(IA_XL) bit is equal to '0', FIFO operates in Continuous mode.
The interrupt generator should be set to the desired configuration by means of
INT_GEN_CFG_XL (06h), INT_GEN_THS_X_XL (07h), INT_GEN_THS_Y_XL (08h) and
INT_GEN_THS_Z_XL (09h).
The CTRL_REG4 (1Eh)(LIR_XL) bit should be set to '1' in order to have latched interrupt.
Figure 13. Continuous-to-FIFO mode
x
0
y
0
z
0
x
1
y
1
z
1
x
2
y
2
z
2
x
31
y
31
z
31
x
i
,y
i
,z
i
x
30
y
30
z
30
x
0
y
z
0
y
0
x
1
y
1
z
1
x
2
y
2
z
2
x
31
y
31
z
31
x
i
,y
i
,z
i
Continuous Mode
FIFO Mode
Trigger event
x
0
y
0
z
0
x
1
y
1
z
1
x
2
y
2
z
2
x
31
y
31
z
31
x
i
,y
i
,z
i
x
30
y
30
z
30