Data Sheet

1 1 1 0 A1A2 A0
Slave Address
R/W
Fixed
Hardware
Selectable
SCL
SDA
MSB Bit Bit Bit Bit Bit Bit LSB
Byte: 1010 1010 ( 0xAAh )
1 0
1
0
1
0
1
0
SDA line stable while SCL line is high
ACK
ACK
SCL
SDA
START
Condition
STOP
Condition
Data Transfer
14
TCA9548A
SCPS207F –MAY 2012–REVISED NOVEMBER 2016 www.ti.com
Product Folder Links: TCA9548A
Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated
Programming (continued)
– Master-receiver terminates the transfer with a STOP condition.
Figure 7. Definition of Start and Stop Conditions
Figure 8. Bit Transfer
8.5.2 Device Address
Figure 9 shows the address byte of the TCA9548A.
Figure 9. TCA9548A Address