Datasheet

34/48

7.10 CTRL_REG3 (22h)

FDS bit enables (FDS=1) or bypass (FDS=0) the high pass filter in the signal chain of the

sensor.

CFS1, CFS0 bits defines the coefficient Hpc to be used to calculate the -3dB cut-off

frequency of the high pass filter:

7.11 HP_FILTER_RESET (23h)

Dummy register. Reading at this address zeroes instantaneously the content of the internal

high pass-filter. Read data is not significant.

7.12 STATUS_REG (27h)

Table 34. Register (22h)

ECK HPDD HPFF FDS res res CFS1 CFS0

Table 35. Register description (22h)

ECK

External Clock. Default value: 0

(0: clock from internal oscillator; 1: clock from external pad)

HPDD

High Pass filter enabled for Direction Detection. Default value: 0

(0: filter bypassed; 1: filter enabled)

HPFF

High Pass filter enabled for Free-Fall and Wake-Up. Default value: 0

(0: filter bypassed; 1: filter enabled)

FDS

Filtered Data Selection. Default value: 0

(0: internal filter bypassed; 1: data from internal filter)

CFS1, CFS0

High-pass filter Cut-off Frequency Selection. Default value: 00

(00: Hpc=512

01: Hpc=1024

10: Hpc=2048

11: Hpc=4096)

cutoff

0.318

Hpc

-------------- -

ODRx

-----------------

⋅=

Table 36. Register (27h)

ZYXOR ZOR YOR XOR ZYXDA ZDA YDA XDA

Table 37. Register description (27h)

ZYXOR X, Y and Z axis Data Overrun

ZOR Z axis Data Overrun

YOR Y axis Data Overrun

XOR X axis Data Overrun