Datasheet

ManualsBrandsSTMICROELECTRONICS ManualsDev KitsPCB design board

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to

change without notice. For further information contact your local STMicroelectronics sales office.

May 2012 Doc ID 022606 Rev 2 1/12

EVAL6470PD

Fully integrated stepper motor driver mounting the L6470 in a high

power PowerSo package

Data brief − preliminary data

Features

■ Voltage range from 8 V to 45 V

■ Phase current up to 3 Ar.m.s.

■ Dual SPI connector (daisy-chain configuration

suitable)

■ SW input

■ FLAG and BUSY LED indicators

■ Adjustable supply voltage compensation

■ High thermal performance (R

thj-a

12 °C/W

typical)

■ Suitable for use in combination with the

STEVAL-PCC009V2

Description

The EVAL6470PD demonstration board is a fully

integrated microstepping motor driver. In

combination with the STEVAL-PCC009V2

communication board and dSPIN evaluation

software, the board allows the engineer to

investigate all the features of the L6470 device. In

particular, the board can be used to check the

voltage mode driving and to regulate the L6470

parameters in order to fit the application

requirements. The 4-layer layout and the

PowerSO package allow the top thermal

performance to be obtained. The EVAL6470PD

supports the daisy-chain configuration making it

suitable for the evaluation of the L6470 in multi-

motor applications.

AM11329v1

www.st.com

Summary of content (12 pages)

PAGE 1
EVAL6470PD Fully integrated stepper motor driver mounting the L6470 in a high power PowerSo package Data brief − preliminary data Features ■ Voltage range from 8 V to 45 V ■ Phase current up to 3 Ar.m.s.
PAGE 2
Board description 1 EVAL6470PD Board description Table 1. EVAL6470PD specifications Parameter Value Supply voltage (VS) 8 to 45 V Maximum output current (each phase) 3 Ar.m.s. Logic supply voltage (VREG) Externally supplied: 3.3 V internally supplied: 3 V typical Logic interface voltage (VDD) Externally supplied: 3.
PAGE 3
EVAL6470PD Board description Table 2.
PAGE 4
Board description EVAL6470PD Table 4.
PAGE 5
VS 3 1 VDD 2 1 Doc ID 022606 Rev 2 470 2 1 FLAG 470 R7 2 1 BUSY N.M. 1 2 37 R6 CN4 R8 10K 28 SW L6470 DGND DL2 TP11 BUSY 3 C3 10nF/50V 1 SPI_OUT CN2 2 4 6 8 10 OUT2B OUT2B OUT1B OUT1B OUT2A OUT2A OUT1A OUT1A SW C13 10nF/6.3V 20 21 17 18 35 36 2 3 C2 C5 47uF/6.3V C14 GND TP5 GND C15 TP6 100nF/50V C16 VS C6 100nF/6.3V JP1 + C1 VREG MISO EXT_VDD VREG 1 TP3 100nF/50V 100nF/50V VDD 100nF/50V C4 100nF/6.
PAGE 6
Board description Table 5. 6/12 EVAL6470PD EVAL6470PD - bill of material Index Quantity Reference Value 1 1 CN1 Pol. IDC male header vertical 10 poles (black) CON-FLAT-5X2-180M 2 1 CN2 Pol. IDC male header vertical 10 poles (gray) CON-FLAT-5X2-180M 3 2 CN3,CN4 N.M. STRIP254P-M-2 4 1 C1A 100 µF/63 V (option) CAPE-R10HXX-P5 5 1 C1 100 µF/63 V CAPES-R10HXX 6 4 7 1 C3 8 2 9 C2,C14,C15,C1 100 nF/50 V Package CAPC-0603 10 nF/50 V CAPC-0603 C4,C6 100 nF/6.
PAGE 7
EVAL6470PD Figure 3. Board description EVAL6470PD - Layout (silk screen) AM12922v1 Figure 4.
PAGE 8
Board description Figure 5. EVAL6470PD EVAL6470PD - Layout (inner layer 2) AM12924v1 Figure 6.
PAGE 9
EVAL6470PD Figure 7.
PAGE 10
Board description 1.1 EVAL6470PD Thermal data Figure 8.
PAGE 11
EVAL6470PD 2 Revision history Revision history Table 6. Document revision history Date Revision 23-Dec-2011 1 Initial release. 2 Updated: Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, Figure 7. Updated TP9 (STBY/RES) function in Table 2; Updated pin 1and pin 10 description both in Table 3 and in Table 4. Updated Table 5: EVAL6470PD - bill of material.
PAGE 12
EVAL6470PD Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale.