Product Specs
Table Of Contents
- BMS002 BT5.2 LE Audio Module
- RF/Analog
- • Frequency spectrum: 2.402 GHz to 2.480 GHz
- • Receive sensitivity: -95 dBm (2 Mbps EDR)
- • Output Power：8±2dBm (BDR) , 6±2dBm (EDR)
- 4±2dBm (BLE1M/2M)
- Audio Codec
- • SBC,AAC, LDAC
- • 24-bit digital-to-analog converter (DAC) with 10
- • 24-bit analog-to-digital converter (ADC) with 95
- • Supports up to 24-bit, 192 kHz I2S digital audio
- 1.DEVICE OVERVIEW
- 3.Power-on/off sequence
- 4. Battery charge specification revision 1.2 (BC1.2)
- 6.Module Description
- 8. Electrical Characteristics
- 9.Recommended Reflow Temperature Profile:
- 10.QR code label information:
- 11.Certification
- 12.Standard Packing Information
- 13.Document History
Product Specification
Spec-BMS002-V1.7 Page
4
of
26
www.sunitec-cn.com
®
2. AUDIO CODEC
2.1 Auxiliary ADC Block description
The auxiliary ADC includes the following functional blocks:
Analog multiplexer- Selects signal from one of the eight auxiliary input pins. Real-world messages, such as
temperature, are monitored and translated to the voltage domain.
12-bit A/D converter- Converts the multiplexed input signal to 12-bit digital data.
2.2 Audio uplink (Analog part)
The block diagram of audio uplink is illustrated below Figure 2.2-2. Audio uplink path is composed of PGA and
audio ADC. The PGA gain range is the 0~30dB per 6dB step. There are six input pairs of the uplink path. The six input
pairs also configuration as DMIC and AMIC. If no use the AMIC function, the six pairs input (VIN0 and VIN5) can be
as one-wire DMIC function. Besides, the uplink front-end to PGA can be configured as ACC or DCC type. The
necessary MIC bias voltages (MICBIAS0/1) are also provided by this completed audio codec. Relative Specification is
as Table 2.2-2.
Six channel PGA and ADC analog MIC input
VIN0P/N and VIN5P/N can be configuration as DMIC in/out
Analog Gain Range is 0dB to 30dB and gain step is 6dB.
Confidential-Release to Stsapp from Sunitec on 20211110