Datasheet

1 9
ACK
by
ADC
Start by
Master
R/W
ACK
by
Master
Frame 1
Address Byte
from Master
D7 D6 D5 D4 D3 D2 D1 D0
1 9
NACK
by
Master
Stop
by
Master
1 9
D15 D14 D13 D12 D11 D10 D9 D8
ACK
by
Master
Frame 4
Upper Data Byte
from ADC
Frame 5
Lower Data Byte
from ADC
Repeat Frames
4 and 5 for
Continuous Mode
A2 A0A1A3A4A5A6
SCL
SDA
SCL
(continued)
SDA
(continued)
D7 D6 D5 D4 D3 D2 D1 D0
1 9
1 9
D15 D14 D13 D12 D11 D10 D9 D8
ACK
by
Master
Frame 2
Upper Data Byte
from ADC
Frame 3
Lower Data Byte
from ADC
Interface Delay
t
Quiet
8 1us
Interface Delay
t
Quiet
8 1us
ADC081C021, ADC081C027
www.ti.com SNAS447C –FEBRUARY 2008–REVISED MARCH 2013
Figure 35. Reading in Quiet Interface Mode
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Links: ADC081C021 ADC081C027