Datasheet

1 9 1 9
Ack
by
ADC
Start by
Master
R/W
Ack
by
ADC
Frame 1
Address Byte
from Master
Frame 2
Pointer Byte
from Master
0 0 0 0 P2 P1 P0
D7 D6 D5 D4 D3 D2 D1 D0
1 9
ACK
by
ADC
NACK
by
Master
Stop
by
Master
1 9
Frame 3
Address Byte
from Master
Frame 4
Data Byte from
ADC
R/W
A2
A0A1
A3A4A5A6
Repeat
Start by
Master
A2 A0A1A3A4A5A6
SCL
SDA
0
SCL
(continued)
SDA
(continued)
D7 D6 D5 D4 D3 D2 D1 D0
1 9
ACK
by
ADC
Start by
Master
NACK
by
Master
SCL
SDA
Stop
by
Master
1 9
Frame 1
Address Byte
from Master
Frame 2
Data Byte from
ADC
R/W
A2
A0A1
A3A4A5A6
1 9 1 9
Ack
by
ADC
Start by
Master
R/W
Ack
by
ADC
Frame 1
Address Byte
from Master
Frame 2
Pointer Byte
from Master
0 0 0 0 P2 P1 P0
D7 D6 D5 D4 D3 D2 D1 D0
1 9 1 9
ACK
by
ADC
N/ACK*
by
Master
Stop
by
Master
1 9
D15 D14 D13 D12 D11 D10 D9 D8
ACK
by
Master
Frame 3
Address Byte
from Master
Frame 4
Data Byte from
ADC
Frame 5
Data Byte from
ADC
R/W
A2
A0A1
A3A4A5A6
Repeat Frames
4 & 5 for
Continuous Mode
*Note: In continuous mode, this bit must be an ACK. Immediately
preceding a STOP condition, this bit must be a NACK.
Repeat
Start by
Master
A2 A0A1A3A4A5A6
SCL
SDA
0
SCL
(continued)
SDA
(continued)
ADC081C021, ADC081C027
www.ti.com SNAS447C –FEBRUARY 2008–REVISED MARCH 2013
Figure 30. (b) Typical Pointer Set Followed by Immediate Read of a 2-Byte ADC Register
Reading from a 1-Byte ADC Register
The following diagrams indicate the sequence of actions required for a single Byte read from an ADC081C021
Register.
Figure 31. (a) Typical Read from a 1-Byte ADC Register with Preset Pointer
Figure 32. (b) Typical Pointer Set Followed by Immediate Read of a 1-Byte ADC Register
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Links: ADC081C021 ADC081C027