Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - AD converter (ADC) Supply SOT 23 6

ADCS7476, ADCS7477, ADCS7478

www.ti.com

SNAS192F –APRIL 2003–REVISED MARCH 2013

ADCS7476

ADCS7477

ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & WSON

Check for Samples: ADCS7476, ADCS7477, ADCS7478

FEATURES

DESCRIPTION

• Variable Power Management

The ADCS7476, ADCS7477, and ADCS7478 are low

• Packaged in 6-Lead, SOT-23 and WSON

power, monolithic CMOS 12-, 10- and 8-bit analog-to-

• Power Supply used as Reference

digital converters that operate at 1 MSPS. The

ADCS7476/77/78 are drop-in replacements for

• Single +2.7V to +5.25V Supply Operation

Analog Devices' AD7476/77/78. Each device is based

• SPI™/QSPI™/MICROWIRE™/DSP Compatible

on a successive approximation register architecture

with internal track-and-hold. The serial interface is

APPLICATIONS

compatible with several standards, such as SPI™,

QSPI™, MICROWIRE™, and many common DSP

• Automotive Navigation

serial interfaces.

• FA/ATM Equipment

The ADCS7476/77/78 uses the supply voltage as a

• Portable Systems

reference, enabling the devices to operate with a full-

• Medical Instruments

scale input range of 0 to V

. The conversion rate is

• Mobile Communications

determined from the serial clock (SCLK) speed.

These converters offer a shutdown mode, which can

• Instrumentation and Control Systems

be used to trade throughput for power consumption.

The ADCS7476/77/78 is operated with a single

KEY SPECIFICATIONS

supply that can range from +2.7V to +5.25V. Normal

• Resolution with no Missing Codes 12/10/8 bits

power consumption during continuous conversion,

using a +3V or +5V supply, is 2 mW or 10 mW

• Conversion Rate 1 MSPS

respectively. The power down feature, which is

• DNL +0.5, -0.3 LSB (typ)

enabled by a chip select (CS) pin, reduces the power

• INL ± 0.4 LSB (typ)

consumption to under 5 µW using a +5V supply. All

• Power Consumption

three converters are available in a 6-lead, SOT-23

package and in a 6-lead WSON, both of which

– 3V Supply 2 mW (typ)

provide an extremely small footprint for applications

– 5V Supply 10 mW (typ)

where space is a critical consideration. These

products are designed for operation over the

automotive/extended industrial temperature range of

−40°C to +125°C.

Connection Diagram

Figure 1. 6-Lead SOT-23 or WSON

See DBV or NGF Package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (29 pages)

PAGE 1
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 ADCS7476 ADCS7477 ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in SOT-23 & WSON Check for Samples: ADCS7476, ADCS7477, ADCS7478 FEATURES 1 • • • • • 2 Variable Power Management Packaged in 6-Lead, SOT-23 and WSON Power Supply used as Reference Single +2.7V to +5.
PAGE 2
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com PIN DESCRIPTIONS Pin No. Symbol Description ANALOG I/O 3 VIN Analog input. This signal can range from 0V to VDD. DIGITAL I/O Digital clock input. The range of frequencies for this input is 10 kHz to 20 MHz, with ensured performance at 20 MHz. This clock directly controls the conversion and readout processes. 4 SCLK 5 SDATA 6 CS Chip select. A conversion process begins on the falling edge of CS.
PAGE 3
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Operating Ratings TMIN = −40°C ≤ TA ≤ TMAX = +125°C Operating Temperature Range VDD Supply Voltage +2.7V to +5.25V Digital Input Pins Voltage Range (1) (1) +2.7V to +5.25V Independent of supply voltage.
PAGE 4
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com ADCS7476/ADCS7477/ADCS7478 Specifications(1) ADCS7476 Converter Electrical Characteristics (continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted.
PAGE 5
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 ADCS7476/ADCS7477/ADCS7478 Specifications(1) ADCS7477 Converter Electrical Characteristics (continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted.
PAGE 6
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com ADCS7476/ADCS7477/ADCS7478 Specifications(1) ADCS7477 Converter Electrical Characteristics (continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted.
PAGE 7
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 ADCS7476/ADCS7477/ADCS7478 Specifications (1) ADCS7478 Converter Electrical Characteristics The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted.
PAGE 8
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com ADCS7476/ADCS7477/ADCS7478 Specifications(1) ADCS7478 Converter Electrical Characteristics (continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, fSAMPLE = 1 MSPS unless otherwise noted. Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted. Symbol Parameter Conditions VOH Output High Voltage ISOURCE = 200 µA, VDD = +2.7V to +5.
PAGE 9
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Timing Test Circuit ADCS7476/ADCS7477/ADCS7478 Timing Specifications (continued) The following specifications apply for VDD = +2.7V to 5.25V, fSCLK = 20 MHz, Boldface limits apply for TA = −40°C to +85°C: all other limits TA = 25°C, unless otherwise noted. (1) Symbol Parameter Conditions Typical VDD = +2.7 to +3.6 t8 SCLK Falling Edge to SDATA High Impedance (5) VDD = +4.75 to +5.
PAGE 10
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com spectrum that is not present at the input. TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic levels at the output to the level of the fundamental at the output.
PAGE 11
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Figure 5.
PAGE 12
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics TA = +25°C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. ADCS7476 12 ADCS7476 DNL ADCS7476 INL Figure 6. Figure 7. ADCS7476 Spectral Response @ 100kHz Input ADCS7476 THD vs. Source Impedance Figure 8. Figure 9. ADCS7476 THD vs. Input Frequency, 600 kSPS ADCS7476 THD vs. Input Frequency, 1 MSPS Figure 10. Figure 11.
PAGE 13
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Typical Performance Characteristics (continued) TA = +25°C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. ADCS7476 ADCS7476 SINAD vs. Input Frequency, 600 kSPS ADCS7476 SINAD vs. Input Frequency, 1 MSPS Figure 12. Figure 13. ADCS7476 SNR vs. fSCLK ADCS7476 SINAD vs. fSCLK Figure 14. Figure 15. ADCS7477 DNL ADCS7477 INL Figure 16. Figure 17.
PAGE 14
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) TA = +25°C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. ADCS7476 14 ADCS7477 Spectral Response @ 100kHz Input ADCS7477 SNR vs. fSCLK Figure 18. Figure 19. ADCS7477 SINAD vs. fSCLK ADCS7478 DNL Figure 20. Figure 21. ADCS7478 INL ADCS7478 Spectral Response @ 100kHz Input Figure 22. Figure 23.
PAGE 15
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Typical Performance Characteristics (continued) TA = +25°C, VDD = 3V, fSAMPLE = 1 MSPS, fSCLK = 20 MHz, fIN = 100 kHz unless otherwise stated. ADCS7476 ADCS7478 SNR vs. fSCLK ADCS7478 SINAD vs. fSCLK Figure 24. Figure 25.
PAGE 16
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com APPLICATIONS INFORMATION ADCS7476/77/78 OPERATION The ADCS7476/77/78 are successive-approximation analog-to-digital converters designed around a chargeredistribution digital-to-analog converter. Simplified schematics of the ADCS7476/77/78 in both track and hold operation are shown in Figure 26 and Figure 27, respectively.
PAGE 17
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Sixteen SCLK cycles are required to read a complete sample from the ADCS7476/77/78. The sample bits (including any leading or trailing zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADCS7476/77/78 will produce four leading zeroes on SDATA, followed by twelve, ten, or eight data bits, most significant first.
PAGE 18
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com TYPICAL APPLICATION CIRCUIT A typical application of the ADCS7476/77/78 is shown in Figure 30. The combined analog and digital supplies are provided in this example by the TI LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The supply is bypassed with a capacitor network located close to the device.
PAGE 19
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 Note that, even though the digital inputs are tolerant of up to +6.5V above GND, the digital outputs are only capable of driving VDD out. In addition, the digital input pins are not prone to latch-up; SCLK and CS may be asserted before VDD without any risk. MODES OF OPERATION The ADCS7476/77/78 has two possible modes of operation: NORMAL MODE, and SHUTDOWN MODE.
PAGE 20
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com Figure 33. Entering Normal Mode EXITING SHUTDOWN MODE To exit shutdown mode, bring CS back low. Upon bringing CS low, the ADCS7476/77/78 will begin powering up. Power up typically takes 1 µs. This microsecond of power-up delay results in the first conversion result being unusable. The second conversion performed after power-up, however, is valid, as shown in Figure 33.
PAGE 21
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 The first solution to keeping digital noise out of the power supply is to decouple the supply from any other components or use a separate supply for the ADC. To keep noise out of the supply, keep the output load capacitance as small as practical. If the load capacitance is greater than 50 pF, use a 100 Ω series resistor at the ADC output, located as close to the ADC output pin as practical.
PAGE 22
ADCS7476, ADCS7477, ADCS7478 SNAS192F – APRIL 2003 – REVISED MARCH 2013 www.ti.com The analog input should be isolated from noisy signal lines to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter’s input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane. We recommend the use of a single, uniform ground plane and the use of split power planes.
PAGE 23
ADCS7476, ADCS7477, ADCS7478 www.ti.com SNAS192F – APRIL 2003 – REVISED MARCH 2013 REVISION HISTORY Changes from Revision E (March 2013) to Revision F • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 24
PACKAGE OPTION ADDENDUM www.ti.
PAGE 25
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
PAGE 26
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ ADCS7476AIMF SOT-23 DBV 6 1000 178.0 8.4 ADCS7476AIMF/NOPB SOT-23 DBV 6 1000 178.0 ADCS7476AIMFE/NOPB SOT-23 DBV 6 250 178.0 SOT-23 DBV 6 3000 ADCS7476AIMFX/NOPB SOT-23 DBV 6 ADCS7476AIMFX ADCS7477AIMF/NOPB Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 3.2 3.2 1.4 4.0 8.
PAGE 27
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ADCS7476AIMF SOT-23 DBV 6 1000 210.0 185.0 35.0 ADCS7476AIMF/NOPB SOT-23 DBV 6 1000 210.0 185.0 35.0 ADCS7476AIMFE/NOPB SOT-23 DBV 6 250 210.0 185.0 35.0 ADCS7476AIMFX SOT-23 DBV 6 3000 210.0 185.0 35.0 ADCS7476AIMFX/NOPB SOT-23 DBV 6 3000 210.0 185.0 35.
PAGE 28
PAGE 29
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.