Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- ELECTRICAL CHARACTERISTICS: AVDD = 5V
- ELECTRICAL CHARACTERISTICS: AVDD = 3V
- DIGITAL CHARACTERISTICS: TMIN to TMAX, DVDD = 2.7V to 5.25V
- FLASH CHARACTERISTICS: TMIN to TMAX, DVDD = 2.7V to 5.25V, unless otherwise specified.
- PIN CONFIGURATION
- TIMING SPECIFICATIONS
- TIMING SPECIFICATION TABLE
- TIMING SPECIFICATION TABLE
- TYPICAL CHARACTERISTICS
- OVERVIEW
- INPUT MULTIPLEXER
- TEMPERATURE SENSOR
- BURNOUT CURRENT SOURCES
- INPUT BUFFER
- IDAC1 AND IDAC2
- PGA
- PGA OFFSET DAC
- MODULATOR
- VOLTAGE REFERENCE INPUT
- ON-CHIP VOLTAGE REFERENCE
- VRCAP PIN
- CLOCK GENERATOR
- CALIBRATION
- DIGITAL FILTER
- DIGITAL I/O INTERFACE
- SERIAL PERIPHERAL INTERFACE
- DATA READY
- DSYNC OPERATION
- MEMORY
- REGISTER BANK
- RAM
- FLASH
- REGISTER MAP
- COMMAND DEFINITIONS

www.ti.com
PIN CONFIGURATION
24
23
22
21
20
19
18
17
16
15
14
13
RESET
BUFEN
DGND
DGND
DGND
DGND
WREN
R
DAC
IDAC2
IDAC1
V
RCAP
AV
DD
D
OUT
D
IN
SCLK
CS
DRDY
DV
DD
DGND
DSYNC
POL
PDWN
X
OUT
X
IN
AV
DD
AGND
A
IN
0
A
IN
1
A
IN
2
A
IN
3
A
IN
4
A
IN
5
A
IN
6
A
IN
7
A
INCOM
AGND
37
38
39
40
41
42
43
44
45
46
47
48
D0
D1
D2
D3
D4
D5
D6
D7
AGND
V
REFOUT
V
REF+
V
REF−
36 35 34 33 32 31 30 29 28 27 26
1 2 3 4 5 6 7 8 9 10 11
25
12
ADS1218
Top View TQFP
ADS1218
SBAS187C – SEPTEMBER 2001 – REVISED SEPTEMBER 2005
PIN DESCRIPTIONS
PIN PIN
NUMBER NAME DESCRIPTION NUMBER NAME DESCRIPTION
1 AV
DD
Analog Power Supply 24 RESET Active Low, resets the entire chip.
2 AGND Analog Ground 25 X
IN
Clock Input
3 A
IN
0 Analog Input 0 26 X
OUT
Clock Output, used with crystal or resonator.
4 A
IN
1 Analog Input 1 Active Low. Power Down. The power-down
27 PDWN function shuts down the analog and digital
5 A
IN
2 Analog Input 2
circuits.
6 A
IN
3 Analog Input 3 28 POL Serial Clock Polarity
7 A
IN
4 Analog Input 4 29 DSYNC Active Low, Synchronization Control
8 A
IN
5 Analog Input 5 30 DGND Digital Ground
9 A
IN
6 Analog Input 6 31 DV
DD
Digital Power Supply
10 A
IN
7 Analog Input 7 32 DRDY Active Low, Data Ready
11 A
INCOM
Analog Input Common 33 CS Active Low, Chip Select
12 AGND Analog Ground 34 SCLK Serial Clock, Schmitt Trigger
13 AV
DD
Analog Power Supply 35 D
IN
Serial Data Input, Schmitt Trigger
14 V
RCAP
V
REF
Bypass CAP 36 D
OUT
Serial Data Output
15 IDAC1 Current DAC1 Output 37–44 D0-D7 Digital I/O 0–7
16 IDAC2 Current DAC2 Output 45 AGND Analog Ground
17 R
DAC
Current DAC Resistor 46 V
REFOUT
Voltage Reference Output
18 WREN Active High, Flash Write Enable 47 V
REF+
Positive Differential Reference Input
19–22 DGND Digital Ground 48 V
REF–
Negative Differential Reference Input
23 BUFEN Buffer Enable
8










