Datasheet

PowerSupply
AVDD,DRVDD
RESET
SEN
t
1
t
2
t
3
ADS4122, ADS4125
ADS4142, ADS4145
SBAS520A –FEBRUARY 2011– REVISED MARCH 2011 www.ti.com
RESET TIMING CHARACTERISTICS
NOTE: A high pulse on the RESET pin is required in the serial interface mode in case of initialization through hardware reset. For parallel
interface operation, RESET must be permanently tied high.
Figure 14. Reset Timing Diagram
RESET TIMING REQUIREMENTS
Typical values at +25°C and minimum and maximum values across the full temperature range: T
MIN
= –40°C to T
MAX
= +85°C,
unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Delay from power-up of AVDD and DRVDD to RESET
t
1
Power-on delay 1 ms
pulse active
10 ns
Pulse width of active RESET signal that resets the
t
2
Reset pulse width
serial registers
1
(1)
µs
t
3
Delay from RESET disable to SEN active 100 ns
(1) The reset pulse is needed only when using the serial interface configuration. If the pulse width is greater than 1µs, the device could
enter the parallel configuration mode briefly and then return back to serial interface mode.
24 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): ADS4122 ADS4125 ADS4142 ADS4145