Datasheet

ADS4122, ADS4125
ADS4142, ADS4145
www.ti.com SBAS520A –FEBRUARY 2011– REVISED MARCH 2011
SERIAL REGISTER MAP
Table 8 summarizes the functions supported by the serial interface.
Table 8. Serial Interface Register Map
(1)
REGISTER DEFAULT VALUE
ADDRESS AFTER RESET REGISTER DATA
A[7:0] (Hex) D[7:0] (Hex) D7 D6 D5 D4 D3 D2 D1 D0
00 00 0 0 0 0 0 0 RESET READOUT
01 00 LVDS SWING 0 0
03 00 0 0 0 0 0 0 HIGH PERF MODE 1
DISABLE
25 00 GAIN TEST PATTERNS
GAIN
LVDS
LVDS DATA
26 00 0 0 0 0 0 0 CLKOUT
STRENGTH
STRENGTH
EN
3D 00 DATA FORMAT OFFSET 0 0 0 0 0
CORR
3F 00 CUSTOM PATTERN HIGH D[13:6]
40 00 CUSTOM PATTERN D[5:0] 0 0
EN EN
CMOS CLKOUT
41 00 LVDS CMOS CLKOUT CLKOUT RISE POSN CLKOUT
STRENGTH
RISE FALL
DIS LOW
42 00 CLKOUT FALL POSN 0 0 STBY 0 0
LATENCY
PDN
43 00 0 0 PDN OBUF 0 0 EN LVDS SWING
GLOBAL
HIGH PERF
4A 00 0 0 0 0 0 0 0
MODE 2
BF 00 OFFSET PEDESTAL 0 0
FREEZE
CF 00 OFFSET 0 OFFSET CORR TIME CONSTANT 0 0
CORR
DF 00 0 0 LOW SPEED 0 0 0 0
(1) Multiple functions in a register can be programmed in a single write operation.
DESCRIPTION OF SERIAL REGISTERS
For best performance, two special mode register bits must be enabled: HI PERF MODE 1 and HI PERF MODE
2.
Register Address 00h (Default = 00h)
7 6 5 4 3 2 1 0
0 0 0 0 0 0 RESET READOUT
Bits[7:2] Always write '0'
Bit 1 RESET: Software reset applied
This bit resets all internal registers to the default values and self-clears to 0 (default = 1).
Bit 0 READOUT: Serial readout
This bit sets the serial readout of the registers.
0 = Serial readout of registers disabled; the OVR_SDOUT pin functions as an over-voltage
indicator.
1 = Serial readout enabled; the OVR_SDOUT pin functions as a serial data readout.
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s): ADS4122 ADS4125 ADS4142 ADS4145