Datasheet

−120
−100
−80
−60
−40
−20
0
0 5 10 15 20 25 30 32.5
Frequency (MHz)
Amplitude (dB)
Each Tone at
−36dBFS Amplitude
f
IN1
= 100MHz
f
IN2
= 105MHz
Two−Tone IMD = 99.5dBFS
SFDR = 106.9dBFS
58
63
68
73
78
83
88
0 50 100 150 200 250 300 350 400
Input Frequency (MHz)
SFDR (dBc)
67.5
68
68.5
69
69.5
70
70.5
71
71.5
0 50 100 150 200 250 300 350 400
Input Frequency (MHz)
SNR (dBFS)
High Perf MODE1 Enabled
Default
58
62
66
70
74
78
82
86
90
94
98
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6
Gain (dB)
SFDR (dBc)
170MHz
220MHz
300MHz
400MHz
ADS4122, ADS4125
ADS4142, ADS4145
www.ti.com SBAS520A –FEBRUARY 2011– REVISED MARCH 2011
TYPICAL CHARACTERISTICS: ADS4122 (continued)
At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V
PP
differential clock
amplitude, 50% clock duty cycle, –1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface,
and 32k-point FFT, unless otherwise noted.
FFT FOR TWO-TONE INPUT SIGNAL SFDR vs INPUT FREQUENCY
Figure 19. Figure 20.
SNR vs INPUT FREQUENCY SFDR ACROSS GAIN AND INPUT FREQUENCY
Figure 21. Figure 22.
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 35
Product Folder Link(s): ADS4122 ADS4125 ADS4142 ADS4145