Datasheet

−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Frequency (MHz)
Amplitude (dB)
Each Tone at
−36dBFS Amplitude
f
IN1
= 100MHz
f
IN2
= 105MHz
Two−Tone IMD = 99.4dBFS
SFDR = 106.3dBFS
60
65
70
75
80
85
90
0 50 100 150 200 250 300 350 400
Input Frequency (MHz)
SFDR (dBc)
68.5
69
69.5
70
70.5
71
71.5
0 50 100 150 200 250 300 350 400
Input Frequency (MHz)
SNR (dBFS)
High Perf MODE1 Enabled
Default
64
68
72
76
80
84
88
92
96
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6
Gain (dB)
SFDR (dBc)
170MHz
220MHz
300MHz
400MHz
ADS4122, ADS4125
ADS4142, ADS4145
SBAS520A –FEBRUARY 2011– REVISED MARCH 2011 www.ti.com
TYPICAL CHARACTERISTICS: ADS4125 (continued)
At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5V
PP
differential clock
amplitude, 50% clock duty cycle, –1dBFS differential analog input, 0dB gain, low-latency mode, DDR LVDS output interface,
and 32k-point FFT, unless otherwise noted.
FFT FOR TWO-TONE INPUT SIGNAL SFDR vs INPUT FREQUENCY
Figure 37. Figure 38.
SNR vs INPUT FREQUENCY SFDR ACROSS GAIN AND INPUT FREQUENCY
Figure 39. Figure 40.
40 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): ADS4122 ADS4125 ADS4142 ADS4145