Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - AD converter (ADC) Internal VQFN 48

ADS4126

ADS4129

ADS4146

ADS4149

www.ti.com

SBAS483G – NOVEMBER 2009–REVISED JANUARY 2011

12-/14-Bit, 160/250MSPS, Ultralow-Power ADC

Check for Samples: ADS4126, ADS4129, ADS4146, ADS4149

FEATURES

DESCRIPTION

• Maximum Sample Rate: 250MSPS

The ADS412x/4x are a family of 12-bit/14-bit

analog-to-digital converters (ADCs) with sampling

• Ultralow Power with 1.8V Single Supply:

rates up to 250MSPS. These devices use innovative

– 201mW Total Power at 160MSPS

design techniques to achieve high dynamic

– 265mW Total Power at 250MSPS

performance, while consuming extremely low power

• High Dynamic Performance: at 1.8V supply. The devices are well-suited for

multi-carrier, wide bandwidth communications

– SNR: 70.6dBFS at 170MHz

applications.

– SFDR: 84dBc at 170MHz

The ADS412x/4x have fine gain options that can be

• Dynamic Power Scaling with Sample Rate

used to improve SFDR performance at lower

• Output Interface:

full-scale input ranges, especially at high input

– Double Data Rate (DDR) LVDS with frequencies. They include a dc offset correction loop

that can be used to cancel the ADC offset. At lower

Programmable Swing and Strength

sampling rates, the ADC automatically operates at

– Standard Swing: 350mV

scaled down power with no loss in performance.

– Low Swing: 200mV

The ADS412x/4x are available in a compact QFN-48

– Default Strength: 100Ω Termination

package and are specified over the industrial

– 2x Strength: 50Ω Termination

temperature range (–40°C to +85°C)

– 1.8V Parallel CMOS Interface Also

Supported

• Programmable Gain up to 6dB for SNR/SFDR

Trade-Off

• DC Offset Correction

• Supports Low Input Clock Amplitude Down To

200mV

• Package: QFN-48 (7mm × 7mm)

ADS412x/ADS414x Family Comparison

SAMPLING RATE WITH ANALOG INPUT BUFFERS

FAMILY 65MSPS 125MSPS 160MSPS 250MSPS 200MSPS 250MSPS

ADS412x

ADS4122 ADS4125 ADS4126 ADS4129 — ADS41B29

12-bit family

ADS414x

ADS4142 ADS4145 ADS4146 ADS4149 — ADS41B49

14-bit family

9-bit — — — — — ADS58B19

11-bit — — — — ADS58B18 —

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2PowerPAD is a trademark of Texas Instruments Incorporated.

3All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (82 pages)

PAGE 1
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 12-/14-Bit, 160/250MSPS, Ultralow-Power ADC Check for Samples: ADS4126, ADS4129, ADS4146, ADS4149 FEATURES DESCRIPTION • • The ADS412x/4x are a family of 12-bit/14-bit analog-to-digital converters (ADCs) with sampling rates up to 250MSPS. These devices use innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply.
PAGE 2
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 ABSOLUTE MAXIMUM RATINGS (1) Over operating free-air temperature range, unless otherwise noted. VALUE UNIT Supply voltage range, AVDD –0.3 to 2.1 V Supply voltage range, DRVDD –0.3 to 2.1 V Voltage between AGND and DRGND –0.3 to 0.3 V Voltage between AVDD to DRVDD (when AVDD leads DRVDD) 0 to 2.1 V Voltage between DRVDD to AVDD (when DRVDD leads AVDD) 0 to 2.1 V –0.3 to minimum (1.9, AVDD + 0.
PAGE 4
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com RECOMMENDED OPERATING CONDITIONS Over operating free-air temperature range, unless otherwise noted. ADS412x, ADS414x MIN TYP MAX UNIT SUPPLIES AVDD Analog supply voltage 1.7 1.8 1.9 V DRVDD Digital supply voltage 1.7 1.8 1.9 V ANALOG INPUTS Differential input voltage range (1) 2 Input common-mode voltage VPP VCM ± 0.
PAGE 5
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 ELECTRICAL CHARACTERISTICS: ADS4126/ADS4129 Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8V, and DRVDD = 1.8V. Note that after reset, the device is in 0dB gain mode.
PAGE 6
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com ELECTRICAL CHARACTERISTICS: ADS4146/ADS4149 Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8V, and DRVDD = 1.8V. Note that after reset, the device is in 0dB gain mode.
PAGE 7
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 ELECTRICAL CHARACTERISTICS: GENERAL Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, 50% clock duty cycle, and 0dB gain, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8V, and DRVDD = 1.8V.
PAGE 8
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com DIGITAL CHARACTERISTICS Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, and 50% clock duty cycle, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8V, and DRVDD = 1.8V. ADS4126, ADS4129, ADS4146, ADS4149 PARAMETER TEST CONDITIONS MIN RESET, SCLK, SDATA, and SEN support 1.8V and 3.3V CMOS logic levels 1.
PAGE 9
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.
PAGE 10
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.
PAGE 11
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 ADS412x, ADS414x Pin Assignments (LVDS Mode) (continued) PIN NAME PIN NUMBER # OF PINS FUNCTION DESCRIPTION OE 7 1 I Output buffer enable input, active high; this pin has an internal 180kΩ pull-up resistor to DRVDD. DFS 6 1 I Data format select input. This pin sets the DATA FORMAT (twos complement or offset binary) and the LVDS/CMOS output interface type. See Table 7 for detailed information.
PAGE 12
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.
PAGE 13
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.
PAGE 14
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com ADS412x, ADS414x Pin Assignments (CMOS Mode) (continued) PIN NAME PIN NUMBER # OF PINS FUNCTION DESCRIPTION I Data format select input. This pin sets the DATA FORMAT (twos complement or offset binary) and the LVDS/CMOS output interface type. See Table 7 for detailed information.
PAGE 15
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.
PAGE 16
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 AVDD www.ti.
PAGE 17
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TIMING CHARACTERISTICS Dn_Dn + 1_P Logic 0 VODL Logic 1 VODH Dn_Dn + 1_M VOCM GND (1) With external 100Ω termination. Figure 7. LVDS Output Voltage Levels TIMING REQUIREMENTS: LVDS and CMOS Modes (1) Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, sampling frequency = 250 MSPS, sine wave input clock, CLOAD = 5pF (2), and RLOAD = 100Ω (3), unless otherwise noted.
PAGE 18
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TIMING REQUIREMENTS: LVDS and CMOS Modes(1) (continued) Typical values are at +25°C, AVDD = 1.8V, DRVDD = 1.8V, sampling frequency = 250 MSPS, sine wave input clock, CLOAD = 5pF(2), and RLOAD = 100Ω(3), unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8V, and DRVDD = 1.7V to 1.9V.
PAGE 19
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Table 2. LVDS Timing Across Sampling Frequencies SAMPLING FREQUENCY (MSPS) SETUP TIME (ns) MIN TYP 230 0.85 200 1.05 185 HOLD TIME (ns) MAX MIN TYP 1.25 0.35 0.6 1.55 0.35 0.6 1.1 1.7 0.35 0.6 160 1.6 2.1 0.35 0.6 125 2.3 3 0.35 0.6 80 4.5 5.2 0.35 0.6 MAX Table 3.
PAGE 20
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Table 6. CMOS Timing Across Sampling Frequencies (Low Latency Disabled) TIMING SPECIFIED WITH RESPECT TO INPUT CLOCK SAMPLING FREQUENCY (MSPS) tSTART (ns) MIN tDV (ns) MAX MIN TYP 250 TYP 1.6 2.5 3.2 230 1.1 2.9 3.5 200 0.3 3.5 4.2 185 0 3.9 4.5 170 –1.3 4.
PAGE 21
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 CLKM Input Clock CLKP tPDI CLKOUTP Output Clock CLKOUTM tSU Output Dn_Dn + 1_P Data Pair Dn_Dn + 1_M tSU tH Dn (1) Dn + 1 tH (1) (1) Dn = bits D0, D2, D4, etc. Dn + 1 = Bits D1, D3, D5, etc. Figure 9. LVDS Mode Timing CLKM Input Clock CLKP tPDI Output Clock CLKOUT tSU Output Data Dn tH Dn (1) CLKM Input Clock CLKP tSTART tDV Output Data Dn Dn (1) Dn = bits D0, D1, D2, etc. Figure 10.
PAGE 22
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com DEVICE CONFIGURATION The ADS412x/4x have several modes that can be configured using a serial programming interface, as described in Table 7, Table 8, and Table 9. In addition, the devices have two dedicated parallel pins for quickly configuring commonly used functions. The parallel pins are DFS (analog 4-level control pin) and OE (digital control pin).
PAGE 23
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 SERIAL INTERFACE The analog-to-digital converter (ADC) has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data) pins. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA are latched at every falling edge of SCLK when SEN is active (low).
PAGE 24
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Serial Register Readout The serial register readout function allows the contents of the internal registers to be read back on the OVR_SDOUT pin. This readback may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. After power-up and device reset, the OVR_SDOUT pin functions as an over-range indicator pin by default.
PAGE 25
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 RESET TIMING CHARACTERISTICS Power Supply AVDD, DRVDD t1 RESET t3 t2 SEN NOTE: A high pulse on the RESET pin is required in the serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET must be permanently tied high. Figure 14.
PAGE 26
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com SERIAL REGISTER MAP Table 10 summarizes the functions supported by the serial interface. Table 10.
PAGE 27
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.
PAGE 28
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Register Address 25h (Default = 00h) 7 6 5 4 GAIN Bits[7:4] 3 2 DISABLE GAIN 1 0 TEST PATTERNS GAIN: Gain programmability These bits set the gain programmability in 0.5dB steps. 0000 0001 0010 0011 0100 0101 0110 Bit 3 = = = = = = = 0dB gain (default after reset) 0.5dB gain 1.0dB gain 1.5dB gain 2.0dB gain 2.5dB gain 3.0dB gain 0111 1000 1001 1010 1011 1100 = = = = = = 3.5dB gain 4.0dB gain 4.
PAGE 29
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Register Address 26h (Default = 00h) 7 6 0 5 0 4 0 3 0 0 2 1 0 0 LVDS CLKOUT STRENGTH LVDS DATA STRENGTH Bits[7:2] Always write '0' Bit 1 LVDS CLKOUT STRENGTH: LVDS output clock buffer strength This bit determines the external termination to be used with the LVDS output clock buffer.
PAGE 30
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Register Address 41h (Default = 00h) 7 6 LVDS CMOS Bits[7:6] 5 4 CMOS CLKOUT STRENGTH 3 EN CLKOUT RISE 2 1 CLKOUT RISE POSN 0 EN CLKOUT FALL LVDS CMOS: Interface selection These bits select the interface.
PAGE 31
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.
PAGE 32
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Register Address 43h (Default = 00h) 7 6 5 4 3 2 1 0 PDN GLOBAL 0 PDN OBUF 0 0 EN LVDS SWING Bit 0 Always write '0' Bit 6 PDN GLOBAL: Power-down 0 This bit sets the state of operation. 0 = Normal operation 1 = Total power down; the ADC, internal references, and output buffers are powered down; slow wake-up time.
PAGE 33
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Register Address BFh (Default = 00h) 7 6 5 4 3 2 OFFSET PEDESTAL Bits[7:2] 1 0 0 0 OFFSET PEDESTAL These bits set the offset pedestal. When the offset correction is enabled, the final converged value after the offset is corrected is the ADC mid-code value. A pedestal can be added to the final converged value by programming these bits.
PAGE 34
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Register Address CFh (Default = 00h) 7 6 FREEZE OFFSET CORR BYPASS OFFSET CORR Bit 7 5 4 3 2 OFFSET CORR TIME CONSTANT 1 0 0 0 FREEZE OFFSET CORR This bit sets the freeze offset correction. 0 = Estimation of offset correction is not frozen (bit EN OFFSET CORR must be set) 1 = Estimation of offset correction is frozen (bit EN OFFSET CORR must be set).
PAGE 35
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4126 At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 36
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4126 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 37
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4126 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 38
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4126 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 39
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4129 At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode. FFT FOR 10MHz INPUT SIGNAL 0 SFDR = 87.
PAGE 40
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4129 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 41
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4129 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 42
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4129 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode. 85 72.5 84 72.0 83 71.
PAGE 43
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4146 At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 44
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4146 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 45
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4146 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 46
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4146 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode. INTEGRAL NONLINEARITY 75.0 1.
PAGE 47
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4149 At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode. FFT FOR 10MHz INPUT SIGNAL 0 SFDR = 88.
PAGE 48
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4149 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 49
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: ADS4149 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 50
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: ADS4149 (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 51
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: COMMON At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 52
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: CONTOUR At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 53
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: CONTOUR (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 54
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: CONTOUR (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 55
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: CONTOUR (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 56
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com TYPICAL CHARACTERISTICS: CONTOUR (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 57
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 TYPICAL CHARACTERISTICS: CONTOUR (continued) At +25°C, AVDD = 1.8V, DRVDD = 1.8V, maximum rated sampling frequency, sine wave input clock, 1.5VPP differential clock amplitude, 50% clock duty cycle, –1dBFS differential analog input, 1dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted. Note that after reset, the device is in 0dB gain mode.
PAGE 58
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com APPLICATION INFORMATION THEORY OF OPERATION The ADS412x/4x is a family of high-performance and low-power 12-bit and 14-bit ADCs with maximum sampling rates up to 250MSPS. The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled.
PAGE 59
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 In the ADS412x/4x, the R-C component values have been optimized while supporting high input bandwidth (550MHz). However, in applications where very high input frequency support is not required, filtering of the glitches can be improved further with an external R-C-R filter; see Figure 116 and Figure 117).
PAGE 60
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Driving Circuit Two example driving circuit configurations are shown in Figure 116 and Figure 117—one optimized for low bandwidth and the other one for high bandwidth to support higher input frequencies. In Figure 116, an external R-C-R filter with 3.3pF is used to help absorb sampling glitches. The R-C-R filter limits the bandwidth of the drive circuit, making it suitable for low input frequencies (up to 250MHz).
PAGE 61
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained for high-frequency input signals. An additional termination resistor pair may be required between the two transformers, as shown in Figure 116 and Figure 117.
PAGE 62
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com CLOCK INPUT The ADS412x/4x clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5kΩ resistors. This setting allows the use of transformer-coupled drive circuits for sine-wave clock or ac-coupling for LVPECL and LVDS clock sources.
PAGE 63
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 DIGITAL FUNCTIONS AND LOW LATENCY MODE The device has several useful digital functions such as test patterns, gain, and offset correction. All of these functions require extra clock cycles for operation and increase the overall latency and power of the device. Alternately, the device has a low-latency mode in which the raw ADC output is routed to the output data pins with a latency of 10 clock cycles.
PAGE 64
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com OFFSET CORRECTION The ADS412x/4x has an internal offset corretion algorithm that estimates and corrects dc offset up to ±10mV. The correction can be enabled using the EN OFFSET CORR serial register bit. Once enabled, the algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the correction loop is a function of the sampling clock frequency.
PAGE 65
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 POWER DOWN The ADS412x/4x has three power-down modes: power-down global, standby, and output buffer disable. Power-Down Global In this mode, the entire chip (including the ADC, internal reference, and the output buffers) are powered down, resulting in reduced total power dissipation of about 10mW. The output buffers are in a high-impedance state.
PAGE 66
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.
PAGE 67
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Even data bits (D0, D2, D4, etc.) are output at the falling edge of CLKOUTP and the odd data bits (D1, D3, D5, etc.) are output at the rising edge of CLKOUTP. Both the rising and falling edges of CLKOUTP must be used to capture all 14 data bits, as shown in Figure 126.
PAGE 68
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com LVDS Output Data and Clock Buffers The equivalent circuit of each LVDS output buffer is shown in Figure 127. After reset, the buffer presents an output impedance of 100Ω to match with the external 100Ω termination. The VDIFF voltage is nominally 350mV, resulting in an output swing of ±350mV with 100Ω external termination. The VDIFF voltage is programmable using the LVDS SWING register bits from ±125mV to ±570mV.
PAGE 69
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Pins OVR CLKOUT CMOS Output Buffers D0 D1 D2 D3 ¼ ¼ 14-Bit ADC Data D11 D12 D13 ADS4149 Figure 128.
PAGE 70
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com Use External Clock Buffer (> 200MSPS) Input Clock Receiver (FPGA, ASIC, etc.) Flip-Flops CLKOUT CMOS Output Buffers D0 D1 D2 CLKIN D0_In D1_In D2_In 14-Bit ADC Data D12 D13 D12_In D13_In ADS4149 Use short traces between ADC output and receiver pins (1 to 2 inches). Figure 129.
PAGE 71
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 For a positive overload, the D[13:0] output data bits are 3FFFh in offset binary output format and 1FFFh in twos complement output format. For a negative input overload, the output code is 0000h in offset binary output format and 2000h in twos complement output format. Output Data Format Two output data formats are supported: twos complement and offset binary.
PAGE 72
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com DEFINITION OF SPECIFICATIONS Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value. Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels.
PAGE 73
ADS4126, ADS4129 ADS4146, ADS4149 www.ti.com SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 Effective Number of Bits (ENOB) – ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise. ENOB = SINAD - 1.76 6.02 (4) Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (PS) to the power of the first nine harmonics (PD). THD = 10Log10 PS PN (5) THD is typically given in units of dBc (dB to carrier).
PAGE 74
ADS4126, ADS4129 ADS4146, ADS4149 SBAS483G – NOVEMBER 2009 – REVISED JANUARY 2011 www.ti.com REVISION HISTORY NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision F (October 2010) to Revision G Page • Updated document to current standards ..............................................................................................................................
PAGE 75
PACKAGE OPTION ADDENDUM www.ti.
PAGE 76
PACKAGE OPTION ADDENDUM www.ti.com 24-Jan-2013 (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.
PAGE 77
PACKAGE MATERIALS INFORMATION www.ti.com 14-Apr-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing ADS4126IRGZR VQFN RGZ 48 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 16.4 7.3 7.3 1.5 12.0 16.0 Q2 ADS4126IRGZT VQFN RGZ 48 250 330.0 16.4 7.3 7.3 1.5 12.0 16.0 Q2 ADS4129IRGZR VQFN RGZ 48 2500 330.0 16.4 7.3 7.3 1.5 12.0 16.
PAGE 78
PACKAGE MATERIALS INFORMATION www.ti.com 14-Apr-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) ADS4126IRGZR VQFN RGZ 48 2500 336.6 336.6 28.6 ADS4126IRGZT VQFN RGZ 48 250 336.6 336.6 28.6 ADS4129IRGZR VQFN RGZ 48 2500 336.6 336.6 28.6 ADS4129IRGZT VQFN RGZ 48 250 336.6 336.6 28.6 ADS4146IRGZR VQFN RGZ 48 2500 336.6 336.6 28.6 ADS4146IRGZT VQFN RGZ 48 250 336.6 336.6 28.
PAGE 79
PAGE 80
PAGE 81
PAGE 82
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.