Datasheet

www.ti.com
DIGITAL CHARACTERISTICS
ADS6245 , ADS6244
ADS6243 , ADS6242
SLAS542A – MAY 2007 – REVISED JULY 2007
The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic
level 0 or 1 AVDD = LVDD = 3.3V, I
O
= 3.5mA, R
LOAD
= 100 Ω
(1)
.
All LVDS specifications are characterized, but not tested at production.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DIGITAL INPUTS
High-level input voltage 2.4 V
Low-level input voltage 0.8 V
High-level input current 10 μ A
Low-level input current 10 μ A
DIGITAL OUTPUTS
Input capacitance 4 pF
High-level output voltage 1375 mV
Low-level output voltage 1025 mV
Output differential voltage |V
OD
| 250 350 450 mV
Output offset voltage V
OS
Common-mode voltage of OUTP and OUTM 1200 mV
Output capacitance inside the device, from either output to
Output capacitance 2 pF
ground
(1) I
O
refers to the LVDS buffer current setting, R
LOAD
is the external differential load resistance between the LVDS output pair
8 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): ADS6245 ADS6244 ADS6243 ADS6242