Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- ELECTRICAL CHARACTERISTICS
- DIGITAL CHARACTERISTICS
- TIMING SPECIFICATIONS
- SERIAL INTERFACE TIMING CHARACTERISTICS
- RESET TIMING
- TYPICAL CHARACTERISTICS
- APPLICATION INFORMATION
- THEORY OF OPERATION
- ANALOG INPUT
- INPUT COMMON MODE
- REFERENCE
- COARSE GAIN AND PROGRAMMABLE FINE GAIN
- CLOCK INPUT
- CLOCK BUFFER GAIN
- POWER DOWN MODES
- POWER SUPPLY SEQUENCING
- DIGITAL OUTPUT INTERFACE
- OUTPUT BIT ORDER
- MSB/LSB FIRST
- OUTPUT DATA FORMATS
- LVDS CURRENT CONTROL
- LVDS INTERNAL TERMINATION
- CAPTURE TEST PATTERNS
- OUTPUT TIMINGS AT LOWER SAMPLING FREQUENCIES
- DEFINITION OF SPECIFICATIONS

TYPICAL CHARACTERISTICS
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G001
SFDR = 91 dBc
SINAD = 71.35 dBFS
SNR = 71.41 dBFS
THD = 89.5 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G002
SFDR = 85.8 dBc
SINAD = 70.7 dBFS
SNR = 70.9 dBFS
THD = 84.4 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G003
SFDR = 86.7 dBc
SINAD = 69.9 dBFS
SNR = 70.1 dBFS
THD = 82.7 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G004
SFDR = 79.9 dBc
SINAD = 68.2 dBFS
SNR = 68.8 dBFS
THD = 78.2 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G005
SFDR = 79.2 dBc
SINAD = 67.4 dBFS
SNR = 68 dBFS
THD = 77.9 dBc
f − Frequency − MHz
−160
−140
−120
−100
−80
−60
−40
−20
0
0 10 20 30 40 50 60
Amplitude − dB
G006
f
IN
1 = 46.1 MHz, –7 dBFS
f
IN
2 = 50.1 MHz, –7 dBFS
2-Tone IMD = –90.2 dBFS
SFDR = –98.8 dBFS
ADS6425
www.ti.com
......................................................................................................................................................... SLWS197B – MARCH 2007 – REVISED JUNE 2009
All plots are at 25 ° C, AVDD = LVDD = 3.3 V, sampling frequency = 125 MSPS, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, – 1 dBFS differential analog input, internal reference mode, 0 dB gain, 32K point FFT
(unless otherwise noted)
FFT for 10 MHz INPUT SIGNAL FFT for 50 MHz INPUT SIGNAL
Figure 6. Figure 7.
FFT for 100 MHz INPUT SIGNAL FFT for 170 MHz INPUT SIGNAL
Figure 8. Figure 9.
FFT for 230 MHz INPUT SIGNAL INTERMODULATION DISTORTION (IMD) vs FREQUENCY
Figure 10. Figure 11.
Copyright © 2007 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s): ADS6425










