Datasheet

2010 40 60
80
f -InputFrequency-MHz
IN
f -SamplingFrequency-MSPS
S
SNR-dBFS
100 120 140
180
200 220160 230
40
50
100
60
70
80
90
110
120
125
67
66
68
69
73727170 74 75
M0048-12
71
71
71
70.5
70.5
70.5
70.5
70
70
70
69.5
69.5
69.5
69
69
69
68.5
68.5
68.5
68
67.5
ADS6425
www.ti.com
......................................................................................................................................................... SLWS197B MARCH 2007 REVISED JUNE 2009
TYPICAL CHARACTERISTICS (continued)
All plots are at 25 ° C, AVDD = LVDD = 3.3 V, sampling frequency = 125 MSPS, sine wave input clock, 1.5 V
PP
differential
clock amplitude, 50% clock duty cycle, 1 dBFS differential analog input, internal reference mode, 0 dB gain, 32K point FFT
(unless otherwise noted)
Figure 27. SNR Contour
Copyright © 2007 2009, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Link(s): ADS6425