Datasheet

www.ti.com
SPECIFICATIONS
ADS8484
SLAS511 – NOVEMBER 2007
T
A
= – 40 ° C to 85 ° C, +VA = 5 V, +VBD = 3 V or 5 V, V
ref
= 4.096 V, f
SAMPLE
= 1.25 MSPS (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ANALOG INPUT
Full-scale input voltage
(1)
+IN – ( – IN) – V
ref
V
ref
V
+IN – 0.2 V
ref
+ 0.2
Absolute input voltage V
– IN – 0.2 V
ref
+ 0.2
Common-mode input range (V
ref
)/2 – 0.2 (V
ref
)/2 (V
ref
)/2 + 0.2 V
Input capacitance 65 pF
Input leakage current 1 nA
SYSTEM PERFORMANCE
Resolution 18 Bits
ADS8484I 18
No missing codes Bits
ADS8484IB 18
ADS8484I – 4 ± 1.5 4
LSB
INL Integral linearity
(2)
(18 bit)
(3)
ADS8484IB – 2.5 ± 1.5 2.5
ADS8484I – 1 – 0.6/0.8 2
LSB
DNL Differential linearity
(18 bit)
ADS8484IB – 1 – 0.6/0.8 1.5
ADS8484I – 2 ± 1 2
Offset error
(4)
mV
ADS8484IB – 0.5 ± 0.1 0.5
ADS8484I ± 0.05
Offset error temperature drift ppm/ ° C
ADS8484IB ± 0.05
ADS8484I V
ref
= 4.096 V – 0.1 ± 0.035 0.1 %FS
E
G
Gain error
(4) (5)
ADS8484IB V
ref
= 4.096 V – 0.1 ± 0.035 0.1 %FS
ADS8484I ± 0.5
Gain error temperature drift ppm/ ° C
ADS8484IB ± 0.5
At dc ( ± 0.2 V around V
ref
/2) 60
CMRR Common-mode rejection ratio dB
+IN – ( – IN) = 1 Vpp at 1.25 MHz 55
Noise 30 µ V RMS
Power supply rejection ratio At 1FFFFh output code 60 dB
SAMPLING DYNAMICS
Conversion time 575 610 ns
Acquisition time 175 200 ns
Throughput rate 1.25 MHz
Aperture delay 4 ns
Aperture jitter 5 ps
Step response 150 ns
Over voltage recovery 150 ns
(1) Ideal input span, does not include gain or offset error.
(2) This is endpoint INL, not best fit.
(3) LSB means least significant bit
(4) Measured relative to an ideal full-scale input [+IN – ( – IN)] of 8.192 V
(5) This specification does not include the internal reference voltage error and drift.
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): ADS8484