bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 2.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 ORDERING INFORMATION USB OVP IN OVP USB DETECTION TIMERS (Safety and Watchdog) NTC MONITORING VBATSHRT/ IBATSHRT VMINSYS PKG bq24160YFFR 6.5V 10.5V D+/D– Yes JEITA 3.0V 50mA 3.5V WCSP bq24160YFFT 6.5V 10.5V D+/D– Yes JEITA 3.0V 50mA 3.5V WCSP bq24160RGER 6.5V 10.5V D+/D– Yes JEITA 3.0V 50mA 3.5V VQFN bq24160RGET 6.5V 10.5V D+/D– Yes JEITA 3.0V 50mA 3.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com ABSOLUTE MAXIMUM RATINGS over operating free-air temperature range (unless otherwise noted) (1) VALUE IN, USB Pin voltage range (with respect to VSS) Output sink current UNITS –2 20 V –0.3 20 V SW –0.7 12 V SDA, SCL, SYS, BAT, STAT, BGATE, DRV, TS, D+, D–, INT, PSEL, CD –0.3 7 V –0.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 ELECTRICAL CHARACTERISTICS (Continued) Circuit of , VSUPPLY = VUSB or VIN (whichever is supplying the IC), VUVLO < VSUPPLY < VOVP and VSUPPLY > VBAT+VSLP, TJ = -40°C – 125°C and TJ = 25ºC for typical values (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX 29.7 30 30.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com BLOCK DIAGRAM PMIDU PMIDI 5.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 19 22 20 23 21 24 19 20 21 22 23 PMIDI BOOT IN USB CD PMIDU PMIDI BOOT IN USB CD PMIDU 24 PIN CONFIGURATION D- 1 18 SW N.C.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com PIN FUNCTIONS PIN NAME PIN NO. bq24160, 3 PIN NO. bq24161, 1B, 8 I/O DESCRIPTION YFF RGE YFF RGE G1-G4 11, 12 G1-G4 11, 12 I/O Battery Connection – Connect to the positive terminal of the battery. Additionally, bypass BAT to GND with at least a 1μF capacitor.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 TYPICAL APPLICATION CIRCUIT ADAPTER 1.5 mH IN SW PMIDI 1 mF VBUS D+ DGND BOOT USB SYS 10 mF PMIDU 1 mF System Load 0.01 mF 4.7 mF PGND 4.7 mF BGATE DRV BAT 1 mF VDRV 1 mF STAT GSM PA PACK+ TEMP TS VSYS (1.8V) D+ DPACK- HOST bq24160 INT SDA GPIO1 SCL SCL SDA Figure 3. bq24160, Shown with no External Discharge FET, PA Connected to Battery ADAPTER 1.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com TYPICAL CHARACTERISTICS USB Plug-In with Battery Connected Conditions: USB500, 925mA Charge Setting Figure 5. Adapter Detection USB IN Plug-in with Battery Connected Conditions: 1500mA ILIM, 1300mA Charge Setting Figure 6. Battery Insert During Battery Detection Conditions: Termination Enabled Figure 7. Figure 8.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 TYPICAL CHARACTERISTICS (continued) OVP Fault USB Input Load Transient into Supplement Mode VUSB 5 V/div VSYS 5 V/div VBAT VSTAT/INT 1 V/div 5 V/div VSW IUSB 500 mA/div 1 A/div IBAT 500 mA/div IBAT 10 ms/div 4 ms/div Conditions: MINSYS Operation, USB500, 200mA - 1400mA Load Step on SYS Figure 11. Figure 12.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com TYPICAL CHARACTERISTICS (continued) USB Input Current Limit vs. Temperature 6.5V OVP Threshold vs. Temperature 600 6.7 USB100 Current Limit USB500 Current Limit 500 400 300 200 100 0 −50 Falling Edge Rising Edge 6.6 6.5 V OVP Threshold (V) USB Input Current Limit (mA) 700 6.5 6.4 6.3 6.2 6.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 DETAILED DESCRIPTION The bq24160/bq24160A/bq24161/bq24161B/bq24163/bq24168 are highly integrated single cell Li-Ion battery chargers and system power path management devices targeted for space-limited, portable applications with high capacity batteries. The dual-input, single-cell charger operates from either a USB port or alternate power source (i.e.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 Precharge Phase www.ti.com Current Regulation Phase Voltage Regulation Phase Regulation voltage Charge Current Regulation Threshold System Voltage VSYS V BATSHORT Battery Voltage Charge Current Termination Current Threshold I BATSHORT 50mA Precharge to Close Pack Protector Linear Charge to Maintain Minimum System Voltage Battery FET is OFF Battery FET is ON Figure 22.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 Once the battery is charged enough so that the system voltage begins to rise above VSYS(REG), the battery FET is turned on fully and the battery is charged with the full programmed charge current set by the I2C interface, ICHARGE. The slew rate for the fast-charge current is controlled to minimize current and voltage overshoot during transients.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com path management (DPPM) circuitry of the bq2416x monitors the current limits continuously, and if the SYS voltage falls to the VMINSYS voltage, it adjusts charge current to maintain the minimum system voltage and supply the load on SYS. If the charge current is reduced to zero and the load increases further, the bq2416x enters battery-supplement mode.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 1. No input supply connected. 2. HZ_MODE = 1 3. CD pin connected high DEFAULT Mode DEFAULT mode is used when I2C communication is not available. DEFAULT mode is entered in the following situations: 1. When the charger is enabled and VBAT< VBATGD before I2C communication is established 2.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com Safety Timer and Watchdog Timer (bq24160/ bq24161/ bq24161B/ bq24163 only) At the beginning of charging process, the bq24160/1/1B/3 starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, charging is disabled, the charge parameters are reset to the default values and the CE bit is written to a “1”.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 D+, D– Based Adapter Detection for the USB Input (D+, D–, bq24160/0A/3) The bq24160/0A/3 contain a D+, D– based adapter detection circuit that is used to program the input current limit for the USB input during DEFAULT mode. D+, D– detection is only performed in DEFAULT mode unless forced by the D+, D–_EN bit in host mode. By default the USB input current limit is set to 100mA.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com External NTC Monitoring (TS) The I2C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the bq2416x provides a flexible, voltage based TS input for monitoring the battery pack NTC thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 Where RHOT is the NTC resistance at the hot temperature and RCOLD is the NTC resistance at cold temperature. For the bq24160, bq24161B, bq24163, and bq24168, the WARM and COOL thresholds are not independently programmable. The COOL and WARM NTC resistances for a selected resistor divider are calculated using the following equations: RLO ´ 0.564 ´ RHI RCOOL = RLO - RLO ´ 0.564 - RHI ´ 0.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com Input Voltage Based DPM During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage decreases. Once the supply drops to VIN_DPM (default 4.2V for both inputs), the input current limit is reduced to prevent further supply droop.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 Input Overvoltage Protection The built-in input overvoltage protection to protect the device and other downstream components against damage from overvoltage on the input supply (Voltage from VUSB or VIN to PGND).
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The bq2416x devices only support 7-bit addressing. The device 7-bit address is defined as ‘1101011’ (6Bh). F/S Mode Protocol The master initiates data transfer by generating a start condition.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 Data Output by Transmitter Not Acknowledge Data Output by Receiver Acknowledge SCL From Master 1 2 8 9 S Clock Pulse for Acknowledgement START Condition Figure 30.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 BIT NAME Read/Write FUNCTION B0 (LSB) EN_NOBATOP Read/ Write 0-Normal Operation 1-Enables No Battery Operation when termination is disabled (default 0) OTG_LOCK Bit (USB Lockout) The OTG_LOCK bit is used to prevent any charging from USB input regardless of the SUPPLY_SEL bit and IN supply status. For systems using OTG supplies, it is not desirable to charge from an OTG source.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com The CE bit in the control register (0x02h) is used to disable or enable the charge process. A low logic level (0) on this bit enables the charge and a high logic level (1) disables the charge. When charge is disabled, the SYS output regulates to VSYS(REG) and battery is disconnected from the SYS. Supplement mode is still available if the system load demands cannot be met by the supply.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 HZ_MODE Bit (High Impedance Mode Enable) The HZ_MODE bit in the control register (0x02h) is used to disable or enable the high impedance mode. A low logic level (0) on this bit enables the IC and a high logic level (1) puts the IC in a low quiescent current state called high impedance mode. When in high impedance mode, the converter is off and the battery FET and BGATE are on.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com APPLICATION INFORMATION Output Inductor and Capacitor Selection Guidelines When selecting an inductor, several attributes must be examined to find the right part for the application. First, the inductance value should be selected. The bq2416x is designed to work with 1.5µH to 2.2µH inductors. The chosen value will have an effect on efficiency and package size.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 www.ti.com SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 PCB Layout Guidelines It is important to pay special attention to the PCB layout. Figure 32 provides a sample layout for the high current paths of the bq2416x. A list of layout guidelines follows. WCSP VQFN Figure 32.
bq24160, bq24160A bq24161, bq24161B bq24163, bq24168 SLUSAO0E – NOVEMBER 2011 – REVISED NOVEMBER 2013 www.ti.com REVISION HISTORY Changes from Original (November 2011) to Revision A Page • Changed VBATREG - Voltage regulation accuracy .................................................................................................................. 5 • Changed the USB Pin numbers in the YFF pachkage for bq24160/3 From: A5-A6 To: A5-A7 ......................................... 10 • Changed Figure 3 .
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE MATERIALS INFORMATION www.ti.com 24-Aug-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing BQ24160ARGER VQFN RGE 24 BQ24160ARGET VQFN RGE BQ24160RGER VQFN RGE BQ24160RGET VQFN BQ24160YFFR DSBGA SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 3000 330.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2 24 250 180.0 12.4 4.25 4.25 1.15 8.0 12.0 Q2 24 3000 330.0 12.4 4.25 4.
PACKAGE MATERIALS INFORMATION www.ti.com 24-Aug-2013 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) BQ24168YFFR DSBGA YFF 49 3000 180.0 8.4 BQ24168YFFT DSBGA YFF 49 250 180.0 8.4 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2.93 2.93 0.81 4.0 8.0 Q1 2.93 2.93 0.81 4.0 8.0 Q1 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) BQ24160ARGER VQFN RGE 24 3000 367.
PACKAGE MATERIALS INFORMATION www.ti.com 24-Aug-2013 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) BQ24163YFFT DSBGA YFF 49 250 182.0 182.0 17.0 BQ24168RGER VQFN RGE 24 3000 367.0 367.0 35.0 BQ24168RGET VQFN RGE 24 250 210.0 185.0 35.0 BQ24168YFFR DSBGA YFF 49 3000 182.0 182.0 17.0 BQ24168YFFT DSBGA YFF 49 250 182.0 182.0 17.
D: Max = 2.771 mm, Min = 2.71 mm E: Max = 2.771 mm, Min = 2.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.