Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - battery management Charge management Li-Ion, Li-Po VQFN 28 (5x5) Surface-mount

FEATURES APPLICATIONS

DESCRIPTION

ACOP

bq24753A

28LDQFN

TOP VIEW

LEARN

SRN

BAT

CELLS

SRP

SRSET

IADAPT

ACDRV

ACSET

CHGEN

ACN

ACP

ACDET

PVCC

BTST

HIDRV

REGN

LODRV

PGND

OVPSET

AGND

VREF

VADJ

VDAC

ACGOOD

BATDRV

8 9 10 11 12 13 14

27 26 25 24 23 22

bq24753A

www.ti.com

....................................................................................................................................................................................................... SLUS920 – JULY 2009

Host-Controlled Li-Ion and Li-Polymer Battery Charger

with Low I

and System Power Selector

• Notebook, Netbook and Ultra-Mobile

• NMOS-NMOS Synchronous Buck Converter

Computers

with 300 kHz Frequency and >95% Efficiency

• Portable Data Capture Terminals

• 30-ns Minimum Driver Dead-time and 99.5%

• Portable Printers

Maximum Effective Duty Cycle

• Medical Diagnostics Equipment

• High-Accuracy Voltage and Current Regulation

• Battery Bay Chargers

– ± 0.5% Charge Voltage Accuracy

• Battery Back-up Systems

– ± 3% Charge Current Accuracy

– ± 3% Adapter Current Accuracy

– ± 2% Input Current Sense Amp Accuracy

The bq24753A is a high-efficiency, synchronous

• Integration

battery charger with integrated compensation and

– Automatic System Power Selection From

system power selector logic, offering low component

count for space-constrained Li-Ion and Li-Polymer

AC/DC Adapter or Battery

battery charging applications. Ratiometric charge

– Internal Loop Compensation

current and voltage programming allows for high

– Internal Soft Start

regulation accuracies, and can be either hardwired

• Safety

with resistors or programmed by the system

power-management microcontroller using a DAC or

– Programmable Input Overvoltage

GPIOs.

Protection (OVP)

The bq24753A charges two, three, or four series Li+

– Fast Dynamic Power Management (DPM)

cells, supporting up to 10 A of charge current, and is

– Programmable Inrush Adapter Power

available in a 28-pin, 5x5-mm thin QFN package.

(ACOP) and Overcurrent (ACOC) Limits

– Reverse-Conduction Protection Input FET

• Supports Two, Three, or Four Li+ Cells

• 8 – 24 V AC/DC-Adapter Operating Range

• Analog Inputs with Ratiometric Programming

via Resistors or DAC/GPIO Host Control

– Charge Voltage (4-4.512 V/cell)

– Charge Current (up to 10 A, with 10-m Ω )

– Adapter Current Limit (DPM)

• Status and Monitoring Outputs

– Adapter Present with Programmable

Voltage Threshold

– Current Drawn from Input Source

• Battery Learn Cycle Control

• Charge Enable

• 28-pin, 5x5-mm QFN package

• Energy Star Low I

– < 10 µ A Off-State Battery Discharge Current

– < 1.5 mA Off-State Input Quiescent Current

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (38 pages)

PAGE 1
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 Host-Controlled Li-Ion and Li-Polymer Battery Charger with Low Iq and System Power Selector FEATURES APPLICATIONS • NMOS-NMOS Synchronous Buck Converter with 300 kHz Frequency and >95% Efficiency • 30-ns Minimum Driver Dead-time and 99.
PAGE 2
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 ADAPTER + SYSTEM R10 2Ω ADAPTER - C1 2.2 µF P Q1 (ACFET) SI4435 C6 10 mF RAC 0.010 Ω P C7 10 mF Q2 (ACFET) SI4435 C3 C2 0.1 mF ACN 0.1 mF PVCC C8 0.1 mF ACP ACDRV ACDET R2 66.
PAGE 4
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com Table 1. PIN FUNCTIONS – 28-PIN QFN PIN NAME DESCRIPTION NO. CHGEN 1 Charge enable active-low logic input. LO enables charge. HI disables charge. ACN 2 Adapter current sense resistor, negative input. A 0.
PAGE 5
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 Table 1. PIN FUNCTIONS – 28-PIN QFN (continued) PIN NAME DESCRIPTION NO. SRN 18 Charge current sense resistor, negative input. A 0.1-µF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.
PAGE 6
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) MIN NOM MAX –1 24 V PVCC, ACP, ACN, SRP, SRN, BAT, BATDRV, ACDRV 0 24 V REGN, LODRV, VADJ 0 6.5 V VDAC, IADAPT 0 3.6 V VREF 0 3.
PAGE 7
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 ELECTRICAL CHARACTERISTICS (continued) 7 V ≤ VPVCC ≤ 24 V, 0°C < TJ < 125°C, typical values are at TA = 25°C, with respect to AGND (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP 5.9 MAX UNIT REGN REGULATOR VREGN_REG REGN regulator voltage VACDET > 0.
PAGE 8
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.
PAGE 9
bq24753A www.ti.com.......................................................................................................................................................................................................
PAGE 10
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.
PAGE 11
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 VREF LOAD AND LINE REGULATION vs Load Current REGN LOAD AND LINE REGULATION vs LOAD CURRENT 0 0.50 -0.50 Regulation Error - % Regulation Error - % 0.40 0.30 PVCC = 10 V 0.20 0.10 0 -1 -1.50 PVCC = 10 V -2 PVCC = 20 V -0.10 -2.50 -0.
PAGE 12
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com BAT VOLTAGE REGULATION ACCURACY CHARGE CURRENT REGULATION ACCURACY 0.10 2 SRSET Varied 0 0.06 -1 0.04 Regulation Error - % Regulation Error - % 4-Cell, VBAT = 16 V 1 VADJ = 0 -VDAC 0.08 4-Cell, no load 0.02 0 -0.02 -0.04 -0.06 -2 -3 -4 -5 -6 -7 -8 -0.
PAGE 13
bq24753A www.ti.com.......................................................................................................................................................................................................
PAGE 14
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.
PAGE 15
bq24753A www.ti.com.......................................................................................................................................................................................................
PAGE 16
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.
PAGE 17
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 FUNCTIONAL BLOCK DIAGRAM ENA_BIAS - 0.6 V + + ACDET acvgood_dg ADAPTER DETECTED - 2.
PAGE 18
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com DETAILED DESCRIPTION Battery Voltage Regulation The bq24753A uses a high-accuracy voltage regulator for charging voltage. Internal default battery voltage setting VBATT = 4.2 V × cell count. The regulation voltage is ratiometric with respect to VADC.
PAGE 19
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 V I ADAPTER + ACSET VVDAC 0.10 R AC (3) The input voltage range of ACSET is between 0 and VDAC, up to 3.6 V. The ACP and ACN pins are used to sense RAC with a default value of 10 mΩ. However, resistors of other values can also be used.
PAGE 20
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com When the adapter is not detected, the ACDRV output is pulled to PVCC to turn off the ACFET, disconnecting the adapter from system. BATDRV stays at ACN – 6 V to connect the battery to system.
PAGE 21
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 the N-channel upper device always has enough voltage to stay fully on.
PAGE 22
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.
PAGE 23
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 Battery Overvoltage Protection The converter stops switching when BAT voltage goes above 104% of the regulation voltage. The converter will not allow the high-side FET to turn on until the BAT voltage goes below 102% of the regulation voltage.
PAGE 24
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com is detected (ACDET pin > 2.4V), there is a 700-ms delay before ACGOOD is asserted low, and Q3 (BATFET) is turned-off. Then Q1/Q2 (ACFET) are turned on by the ACDRV pin.
PAGE 25
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 In all cases, after 700ms delay, have input overcurrent protection, ACOC, by linearly limiting input current. Threshold is equal to the lower of Idpm x 2.65, or 10A.
PAGE 26
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com Ilim = 2.65xIdpm Iin ACOC_REG V(PVCC-ACP) LATCH-OFF Iacop_pin LATCH-OFF 2V Memory Effect Averages Power V(ACOP) ACDRV_ON ON OFF LATCH-OFF Figure 38.
PAGE 27
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 ADAPTER+ ADAPTER- R10 2Ω C1 2.2 µF P Q1 (ACFET) SI4435 RAC 0.010 Ω P Q2 (ACFET) SI4435 C3 C2 0.1 µF ACSET 0.1 µF ACDRV_ON ACDRV ACOC ERROR AMPLIFIER & DRIVER Regulation IDPM Reference IDPM_PRG RatioLowest of metric 2.
PAGE 28
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com APPLICATION INFORMATION Input Capacitance Calculation During the adapter hot plug-in, the ACDRV has not been enabled. The AC switch is off and the simplified equivalent circuit of the input is shown in Figure 40. IIN Ri Vi VIN Li Rc Ci Vc Figure 40.
PAGE 29
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 Figure 41 (a) demonstrates a higher Ci helps dampen the voltage spike. Figure 41 (b) demonstrates the effect of the input stray inductance Li upon the input voltage spike. Figure 41 ) shows how increased resistance helps to suppress the input voltage spike.
PAGE 30
bq24753A SLUS920 – JULY 2009....................................................................................................................................................................................................... www.ti.com Figure 43.
PAGE 31
bq24753A www.ti.com....................................................................................................................................................................................................... SLUS920 – JULY 2009 PCB Layout Design Guideline 1. It is critical that the exposed power pad on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. 2.
PAGE 32
PACKAGE OPTION ADDENDUM www.ti.
PAGE 33
PACKAGE MATERIALS INFORMATION www.ti.com 4-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant BQ24753ARHDR VQFN RHD 28 3000 330.0 12.4 5.3 5.3 1.5 8.0 12.0 Q2 BQ24753ARHDT VQFN RHD 28 250 180.0 12.4 5.3 5.3 1.5 8.0 12.
PAGE 34
PACKAGE MATERIALS INFORMATION www.ti.com 4-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) BQ24753ARHDR VQFN RHD 28 3000 367.0 367.0 35.0 BQ24753ARHDT VQFN RHD 28 250 210.0 185.0 35.
PAGE 35
PAGE 36
PAGE 37
PAGE 38
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.