Datasheet

bq29330
www.ti.com SLUS673E –SEPTEMBER 2005–REVISED MARCH 2012
OLD: Overload Delay time configuration register
OLD REGISTER (0x07)
7 6 5 4 3 2 1 0
0 0 0 0 OLD3 OLD2 OLD1 OLD0
OLD(b3–b0): These four bits select the value of the delay time for overload with a default of 0000.
0x00 1 ms 0x04 9 ms 0x08 17 ms 0x0c 25 ms
0x01 3 ms 0x05 11 ms 0x09 19 ms 0x0d 27 ms
0x02 5 ms 0x06 13 ms 0x0a 21 ms 0x0e 29 ms
0x03 7 ms 0x07 15 ms 0x0b 23 ms 0x0f 31 ms
SCC : Short Circuit In Charge configuration register
SCC REGISTER (0x08)
7 6 5 4 3 2 1 0
SCCD3 SCCD2 SCCD1 SCCD0 SCCV3 SCCV2 SCCV1 SCCV0
This register selects the short circuit in charge voltage threshold and delay.
SCCV (b3–b0) : These lower nibble bits select the value of the short circuit in charge voltage threshold with 0000 as the default.
(1)
0x00 0.100 V 0x04 0.200 V 0x08 0.300 V 0x0c 0.400 V
0x01 0.125 V 0x05 0.225 V 0x09 0.325 V 0x0d 0.425 V
0x02 0.150 V 0x06 0.250 V 0x0a 0.350 V 0x0e 0.450 V
0x03 0.175 V 0x07 0.275 V 0x0b 0.375 V 0x0f 0.475 V
(1) If RSNS bit is FUNCTION_CTL = 1, then the corresponding voltage threshold is divided by 2.
SCCD (b7–b4): These upper nibble bits select the value of the short circuit in charge delay time. Exceeding the short circuit in charge
voltage threshold for longer than this period turns off the CHG and DSG outputs. 0000 is the default.
0x00 0 μs 0x04 244 μs 0x08 488 μs 0x0c 732 μs
0x01 61 μs 0x05 305 μs 0x09 549 μs 0x0d 793 μs
0x02 122 μs 0x06 366 μs 0x0a 610 μs 0x0e 854 μs
0x03 183 μs 0x07 427 μs 0x0b 671 μs 0x0f 915 μs
SCD : Short Circuit In Discharge configuration register
SCD REGISTER (0x08)
7 6 5 4 3 2 1 0
SCDD3 SCDD2 SCDD1 SCDD0 SCDV3 SCDV2 SCDV1 SCDV0
This register selects the short circuit in discharge voltage threshold and delay.
SCDV(b3–b0) : These lower nibble bits select the value of the short circuit in discharge voltage threshold with 0000 as the default.
(1)
0x00 –0.100 V 0x04 –0.200 V 0x08 –0.300 V 0x0c –0.400 V
0x01 –0.125 V 0x05 –0.225 V 0x09 –0.325 V 0x0d –0.425 V
0x02 –0.150 V 0x06 –0.250 V 0x0a –0.350 V 0x0e –0.450 V
0x03 –0.175 V 0x07 –0.275 V 0x0b –0.375 V 0x0f –0.475 V
(1) If RSNS bit is FUNCTION_CTL = 1, then the corresponding voltage threshold is divided by 2.
SCCD (b7–b4): These upper nibble bits select the value of the short circuit in charge delay time. Exceeding the Short Circuit in charge
voltage threshold for longer than this period will turn off the CHG and DSG outputs. 0000 is the default.
0x00 0 μs 0x04 244 μs 0x08 488 μs 0x0c 732 μs
0x01 61 μs 0x05 305 μs 0x09 549 μs 0x0d 793 μs
0x02 122 μs 0x06 366 μs 0x0a 610 μs 0x0e 854 μs
0x03 183 μs 0x07 427 μs 0x0b 671 μs 0x0f 915 μs
Copyright © 2005–2012, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): bq29330