Datasheet

1
SRN
2
NC
3
SRP
4
VC5
5
VC4
6
VC3
7
VC2
8
VC1
9 10 11 12 13 14 15 16
24
WDI
23
TOUT
22
LEDOUT
21
VSS
20
NC
19
PMS
18
GPOD
17
ZVCHG
25
26
27
28 29
30
31
32
SCLK REG
VSS
XRST CELL-
NC
XALERT
CELL+
DSG
PACK
VCC
CHG
SDATA
BAT
NC
NC
RSMPACKAGE
(TOP VIEW)
2
7
6
5
4
3
28
27
26
25
24
23
22
8
9
10
11
12
21
20
19
18
17
13
14
16
1
WDI
SCLK
REG
VSS
XRST
SRN
CELL-
NC
XALERT
TOUT
CELL+
PMS
GPOD
SRP
VC5
ZVCHG
VC3
VC2
DSG
PACK
VCC
CHG
SDATA
VC1
LEDOUT
VC4
VSS
15
BAT
NC
30
29
NC
TSSOP PACKAGE
(TOP VIEW)
bq29330
www.ti.com SLUS673E –SEPTEMBER 2005–REVISED MARCH 2012
PACKAGE OPTION PIN DIAGRAMS
PIN FUNCTIONS
PIN
DESCRIPTION
NAME DBT NO. RSM NO.
CELL– 1 28 Output of scaled value of the measured cell voltage.
CELL+ 2 29 Output of scaled value of the measured cell voltage.
REG 3 30 Integrated 2.5-V regulator output
VSS 4, 23 31,21 Power supply ground
XRST 5 32 Active-low output
SRN 6 1 Current sense terminal
Current sense positive terminal when charging relative to SRN; current sense negative terminal when
SRP 7 3
discharging relative to SRN
VC5 8 4 Sense voltage input terminal for most negative cell; balance current input for least positive cell.
Sense voltage input terminal for least positive cell, balance current input for least positive cell, and return
VC4 9 5
balance current for third most positive cell.
Sense voltage input terminal for third most positive cell, balance current input for third most positive cell,
VC3 10 6
and return balance current for second most positive cell.
Sense voltage input terminal for second most positive cell, balance current input for second most
VC2 11 7
positive cell, and return balance current for most positive cell.
Sense voltage input terminal for most positive cell, balance current input for most positive cell, and
VC1 12 8
battery stack measurement input
BAT 13 9 Device power supply input
CHG 14 11 Charge pump, charge N-CH FET gate drive
DSG 16 13 Charge pump output, discharge N-CH FET gate drive
PACK 17 15 PACK positive terminal and alternative power source
VCC 19 16 Power supply voltage
ZVCHG 20 17 Connect the precharge P-CH FET drive here
GPOD 21 18 NCH FET open-drain output
PMS 22 19 Determines CHG output state on POR
LEDOUT 24 22 3.3-V output for LED display power supply
TOUT 25 23 Provides thermistor bias current
Copyright © 2005–2012, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): bq29330