Datasheet

bq29330
www.ti.com SLUS673E –SEPTEMBER 2005–REVISED MARCH 2012
ELECTRICAL CHARACTERISTICS (Continued)
FET DRIVE CIRCUIT, T
A
= 25°C, CREG = 1 μF, C
L
= 2.2 μF, VCC or BAT = 14 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
O(FETOND)
= V
(DSG)
– Vpack T
A
= 25°C 7.5 12 15.5
V
VGS connect 10 MΩ
T
A
= –40°C to 110°C 8 12 16
Output voltage, charge,
V
O(FETON)
and discharge FETs on
V
O(FETONC)
= V
(CHG)
– V
BAT
T
A
= 25°C 7.5 12 15.5
V
VGS connect 10 MΩ
T
A
= –40°C to 110°C 8 12 16
V
(ZCHG)
ZVCHG clamp voltage BAT = 4.5 V 3.3 3.5 3.7 V
VFETOND = VDSG – 0.2
V
O(FETOF
Output voltage, charge,
Vpack
V
F)
and discharge FETs off
VFETONC = VCHG – VBAT 0.2
V
(CHG)
: Vpack ≥ Vpack + 4 V 400 1000
t
r
Rise time C
L
= 4700 pF μs
V
(DSG)
: VBAT ≥ VBAT + 4 V 400 1000
V
(CHG)
: Vpack + VCHG (FETON) ≥ pack + 1 V 40 200
t
f
Fall time C
L
= 4700 pF μs
V
(DSG)
: VC1 + VDSG (FETON) ≥ VC1 + 1 V 40 200
LOGIC, T
A
= 25°C, CREG = 1 μF, C
L
= 2.2 μF, VCC or BAT = 14 V (unless otherwise noted)
XALERT 60 100 200
R
(PUP)
Internal pullup resistance SDATA, SCLK T
A
= –40°C to 110°C 6 10 20 kΩ
XRST 1 3 6
XALERT 0.2
SDATA, I
OUT
= 200 μA 0.4
Low Logic level output
GPOD, I
OUT
= 50 μA 0.6
V
OL
T
A
= –40°C to 110°C V
voltage
VCC or BAT = 7 V, 0.4
VREG = 1.5 V,
XRST, I
OUT
= 200 μA
V
IH
SCLK (hysteresis input) Hysteresis 450 mV
AC ELECTRICAL CHARACTERISTICS
T
A
= 25°C, CREG = 1 μF, C
L
= 2.2 μF, VCC or BAT = 14 V (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
WDTINT
WDT start up detect time 250 500 1000 ms
t
WDWT
WDT detect time 50 100 150 μs
t
RST
XRST Active high time 100 250 560 μs
Copyright © 2005–2012, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): bq29330