Datasheet

bq77PL157A4225
SLUSA00B –MARCH 2010–REVISED APRIL 2012 www.ti.com
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN TYP MAX UNIT
Supply voltage VDD 4.2 30 V
Pack positive voltage PCKP 0 30 V
Pack negative voltage PCKN VDD – 30 30 V
VCn (n = 1 to 6) 0 VDD
Input voltage range V
VCn – VC(n + 1), (n = 1 to 5) VC6–GND 0 5
Delay time capacitor C
CD
0.22 µF
Voltage monitor filter resistance R
IN
1 kΩ
Voltage monitor filter capacitance C
IN
0.01 0.1 µF
Supply voltage filter resistance R
VDD
0 1 kΩ
Supply voltage filter capacitance C
VDD
0.1 µF
Operating ambient temperature range, T
A
–40 110 °C
ELECTRICAL CHARACTERISTICS
over recommended operating free-air temperature range (unless otherwise noted), typical values stated where T
A
= 25°C
PARAMETER TEST CONDITION MIN TYP MAX UNIT
T
A
= 0°C to 50°C ±5 ±25
V
OA
Overvoltage detection accuracy T
A
= –20°C to 85°C ±5 ±40 mV
T
A
= –40°C to 110°C ±5 ±70
V
PROTECT
Overvoltage detection voltage 4.225 V
V
TH
Overvoltage detection hysteresis 150 450 mV
VCn – VC(n + 1), (n = 1 to 5),
Input current on VCn (n = 2 to 6), ±0.2 µA
VC6 – GND = V
PROTECT
– 25 mV
I
IN
(1)
VCn – VC(n + 1), (n = 1 to 5),
Input current on VC1
(2)
1 1.5 µA
VC6 – GND = V
PROTECT
– 3.5 V
VCn – VC(n+1), (n=1 to 5),
t
D
Overvoltage detection delay time VC6 – GND = V
PROTECT
+ 25 mV, VDD = VC1 1 1.5 2 s
CD = 0.22 µF
VCn – VC(n + 1), (n = 1 to 5),
t
OA
Minimum output active (fault) time VC6 – GND = V
PROTECT
– V
TH
, 0.7 1.5 2.3 s
VDD = VC1, CD = 0.22 µF
CD threshold voltage for output transition
V
CD,TH1
1.2 V
from inactive (no fault) to active (fault)
CD clamp voltage after output change to
V
CD,TH2
2.4 V
active (fault)
CD charge current by overvoltage Before output active
I
CH1
–0.1 –0.2 –0.3 µA
VCn – VC(n+1), (n=1 to 5),
CD voltage = GND to V
CD,TH1
CD = GND
VC6-GND = V
PROTECT
+ 25 mV
CD clamp current after output active After output active
VDD = VC1
I
CH2
1 2 3 µA
CD voltage = V
CD,TH1
to V
CD,TH2
CD = V
CD,TH1
After OUT active
CD discharge current and CD reaches
I
DS1
0.1 0.2 0.3 µA
VCn – VC(n + 1), (n = 1 to 5),
CD voltage = V
CD,TH2
to V
CD,TH1
V
CD,TH2
VC6 – GND = V
PROTECT
– V
TH
,
CD = V
CD,TH2
VDD = VC1
CD clamp current After OUT inactive,
I
DS2
90 µA
CD voltage = V
CD,TH1
to GND CD = V
CD, TH1
I
DD
VDD Supply current All cell voltages at 3.5 V/cell 2 3.5 µA
I
PCKP
Output supply current PCKP = 22 V 0.4 0.8 µA
(1) Input current of each VCx does not include I
DD
current of VDD.
(2) Input current from top cell does not contribute to cell imbalance.
4 Copyright © 2010–2012, Texas Instruments Incorporated