Datasheet

PIN DETAILS
Pin Out Diagram
DSG
CPOUT
CP4
2
7
6
5
4
3
36
35
34
33
32
31
30
8
9
10
11
12
29
28
27
26
48
13
14
47
1
NC
VC1
CNF2
PMS
VREG1
VC2
VC3
VREG2
VC4
VC5
XRST
VLOG
TOUT
VC6
PACK
GPOD
15
VC9
38
37
CHG
16
17
18
GND
VC10
19
VC11
46
45
44
43
CP3
VC7
CNF1
VC8
BAT
SDATA
SCLK
42
XALERT
GND
VOUT
20
SRBGND
21
22
23
CP1
SRPGND
24
CP2
41
40
39
25
IOUT
EEPROM
NC
NC
GND
GND
NC
ZEDE
CNF0
TIN
P0084-01
DL Package
(TopView)
bq77PL900
SLUS844B – JUNE 2008 – REVISED JANUARY 2009 ...................................................................................................................................................... www.ti.com
TERMINAL FUNCTIONS
NAME PIN # DESCRIPTION
BAT 9 Power supply voltage
CHG 48 Charge FET gate drive
CNF0 33 Used cell for number determination in combination with CNF1 and CNF2
CNF1 34 Used cell for number determination in combination with CNF0 and CNF2
CNF2 35 Used cell for number determination in combination with CNF0 and CNF1
CP1 6 Charge pump capacitor 2 connection terminal
CP2 5 Charge pump capacitor 2 connection terminal
CP3 4 Charge pump capacitor 1 connection terminal
CP4 3 Charge pump capacitor 1 connection terminal (GND)
CPOUT 1 Charge pump output and internal power source.
DSG 8 Discharge FET gate drive
EEPROM 24 Active-high EEPROM write-enable pin. During normal operation, should be connected to GND
GND 21, 30, 37 Power-supply ground
GPOD 44 General-purpose N-CH FET open-drain output
GND 41 Should be connected to GND
IOUT 29 Amplifier output for charge/discharge current measurement
4 Submit Documentation Feedback Copyright © 2008 – 2009, Texas Instruments Incorporated
Product Folder Link(s): bq77PL900