Data Sheet

Table Of Contents
TI Confidential NDA Restrictions
ADVANCEINFORMATION
T2
T6 T7
T9
CLK
MISO
MOSI
T8
HOST_SPI_CLK
HOST_SPI_nCS
HOST_SPI_MISO
HOST_SPI_MOSI
HOST_INTR
nHIB
SPI_CLK
SPI_nCS
SPI_MISO
SPI_MOSI
INTR
GPIO
CC3135MOD (slave)
MCU
29
CC3135MOD
www.ti.com
SWRS225A FEBRUARY 2019REVISED AUGUST 2019
Submit Documentation Feedback
Product Folder Links: CC3135MOD
SpecificationsCopyright © 2019, Texas Instruments Incorporated
5.16 External Interfaces
This section describes the external interfaces supported by the CC3135MOD module, as follows:
SPI Host
Host UART
External Flash
5.16.1 SPI Host Interface
The device interfaces to an external host using the SPI. The CC3135MOD module can interrupt the host
using the HOST_INTR line to initiate the data transfer over the interface. The SPI host interface can work
up to a speed of 20 MHz.
Figure 5-8 shows the SPI host interface.
Figure 5-8. SPI Host Interface
Table 5-9 lists the SPI host interface pins.
Table 5-9. SPI Host Interface
PIN NAME DESCRIPTION
HOST_SPI_CLK Clock (up to 20 MHz) from MCU host to CC3135MOD module
HOST_SPI_nCS CS (active low) signal from MCU host to CC3135MOD module
HOST_SPI_MOSI Data from MCU host to CC3135MOD module
HOST_INTR Interrupt from CC3135MOD module to MCU host
HOST_SPI_MISO Data from CC3135MOD module to MCU host
nHIB Active-low signal that commands the CC3135MOD module to enter hibernate mode (lowest power state)
Figure 5-9 shows the host SPI timing diagram.
Figure 5-9. Host SPI Timing