User's Guide

TI Confidential – NDA Restrictions
100k
R31
0.01uF
C21
GND
10 ohm
L1
10 ohm
L2
VBUS_USB1
GND
D1+
1
D1-
2
GND
3
D2+
4
D2-
5
NC
6
NC
7
GND
8
NC
9
NC
10
TPD4S010DQAR
U4
GND
USB-INTERFACE
XDSET_N
XDSET_P
XDSET_ID
VCC_Buffer VCC_LDO_3V3
A
3
VCCA
1
B
4
DIR
5
GND
2
VCCB
6
SN74LVC1T45DCKR
U3
0.1uF
C20
XDS_nRESET
GND
GNDGND
0.1uF
C19
100k
R28
GND
12
34
56
78
910
J5
61301021121
10k R29
XDS_JTAG_TDI
XDS_JTAG_TDO
XDS_JTAG_TCK
XDS_JTAG_TMS
P19_JTAG_TCK
P20_JTAG_TMS
CC_nRESET
P17_JTAG_TDO
P16_JTAG_TDI
GND
VCC_Buffer
Yellow
D3
XDS_UART_RX
P55_GPIO_01
LP_GPIO_01
VCC_Buffer VCC_LDO_3V3
33.0
R34
A
3
VCCA
1
B
4
DIR
5
GND
2
VCCB
6
SN74LVC1T45DCKR
U5
0.1uF
C22
0.1uF
C23
100k
R33
1 2 3
J11
XDS_UART_TX
P57_GPIO_02
LP_GPIO_02
VCC_Buffer VCC_LDO_3V3
0.1uF
C29
0.1uF
C30
A
3
VCCA
1
B
4
DIR
5
GND
2
VCCB
6
SN74LVC1T45DCKR
U7
GND
GND
GND
GNDGND
GND
GND
GND
1
2
3
J12
33.0
R37
GND
to Host-MCUto Targ et
10uF
C24
100uF
C27
100uF
C28
10uF
C26
270
R35
J9
J10
J7 J8
2.2uH
L3
22uF
C25
100k
R36
CHECK LAYOUT GUIDE FROM DATASHEET
POWER MANAGEMENT
TPS62162DSGR
PGND
1
VIN
2
EN
3
AGND
4
FB
5
VOS
6
SW
7
PG
8
EP
9
U6
VBUS_USB1 VCC_MCU_5V
VCC_LDO_3V3 VCC_BRD VCC_Buffer
VBAT_CC
GND
GND GND GND GNDGND GND
VOLTA GE TRANSLATORS
Red
D4
XDS_CC_nRESET
1
2
3
Q1
BSS138
100
R32
VBUS
1
D-
2
D+
3
ID
4
GND
5
6 7 8
11 10 9
J1
1
2 3
4
SW1
390
R30
Assembly Drawing and Schematics www.ti.com
44
SWRU548A–February 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
CC3235MODSF LaunchPad™ Development Kit (LAUNCHCC3235MOD)
Figure 30. Schematics (2 of 5)